


Make sure the next
Card you purchase
has...



BU-61703/61705 SIMPLE SYSTEM RT (SSRT)



DESCRIPTION

The BU-61703/5 Simple System RT (SSRT) MIL-STD-1553 terminals provide a complete interface between a simple system and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol logic, and a FIFO memory for received messages in a 1.0 inch square ceramic package. The SSRT provides multi-protocol support of MIL-STD-1553A/B, MIL-STD-1760, McAir, and STANAG-3838.

The SSRT's transceivers are completely monolithic, require only a +5V supply, and consume low power. There are versions of the simple system RT available with transceivers trimmed for MIL-STD-1760 compliance, or compatible to McAir standards. As a means of further reducing power consumption, the SSRT is available in versions with its logic powered by +3.3V, or +5V. The SSRT can operate with a choice of clock frequencies of 10, 12, 16, or 20 MHz.

The SSRT incorporates a built-in self-test (BIT). This BIT, which is processed following power turn-on or after receipt of an Initiate self-test mode command, provides a comprehensive test of the SSRT's encoders, decoders, protocol, and transmitter watchdog timer. The SSRT also includes an auto-configuration feature.

The SSRT is ideal for stores and other simple systems that do not require a microprocessor. To streamline the interface to simple systems, the SSRT includes an internal 32-word FIFO for received data words. This serves to ensure that only complete, consistent blocks of validated data words are transferred to a system.

FEATURES

- Complete Integrated Remote Terminal Including:
Dual Low-Power 5V Only Transceiver
Complete RT Protocol Logic
- Supports MIL-STD-1553A/B Notice 2, STANAG-3838 RT, and MIL-STD-1760 Stores Management
- 1.0 X 1.0 Inch, 72-pin Package
- Choice of 5V or 3.3V Logic Power
- Meets 1553A/McAir Response Time Requirements
- Internal FIFO for Burst Mode Capability on Receive Data
- 16-bit DMA Interface
- Auto Configuration Capability
- Comprehensive Built-In Self-Test
- Direct Interface to Simple (Processorless) Systems
- Selectable Input Clock:
10, 12, 16, or 20 MHz

FOR MORE INFORMATION CONTACT:

Technical Support:
1-800-DDC-5757 ext. 7771



Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com

Note: Transformers are external.




FIGURE 1. BU-61703/5 BLOCK DIAGRAM

TABLE 1. SIMPLE SYSTEM RT SPECIFICATIONS				
PARAMETER	MIN	TYP	MAX	UNITS
ABSOLUTE MAXIMUM RATING				
Supply Voltage				
• Logic +5V or +3.3V	-0.3		6.0	V
• RAM +5V	-0.3		6.0	V
• Transceiver +5V	-0.3		7.0	V
• Voltage Input Range for +5V Powered Logic (BU-61705)	-0.3		6.0	V
• Voltage Input Range for +3.3V Powered Logic (BU-61703)	-0.3		6.0	V
RECEIVER				
Differential Input Resistance (Notes 1-6)	2.5			K Ω
Differential Input Capacitance (Notes 1-6)			5	pF
Threshold Voltage, Transformer Coupled, Common Mode Voltage (Note 7)	0.200		0.860	Vp-p
			10	Vpeak
TRANSMITTER				
Differential Output Voltage				
• Direct Coupled Across 35 Ω , Measured on Bus	6	7	9	Vp-p
• Transformer Coupled Across 70 Ω , Measured on Bus				
BU-61703(5)XX-XX0 (Note 8)	18	20	27	Vp-p
BU-61703(5)XX-XX2 (Note 8, 9, 13)	20	22	27	Vp-p
Output Noise, Differential (Direct Coupled)			10	mVP-P
Output Offset Voltage, Transformer Coupled Across 70 ohms	-250	150	250	mVpeak
Rise/Fall Time				
BU-61703(5)X3	100	150	300	nsec
BU-61703(5)X4	200	250	300	nsec
LOGIC				
V _{IH}				
All signals except CLK_IN	2.1			V
CLK_IN	0.8•V _{CC}			V
V _{IL}				
All signals except CLK_IN			0.7	V
CLK_IN			0.2•V _{CC}	V
Schmidt Hysteresis				
All signals except CLK_IN	0.4			V
CLK_IN	1.0			V
I _{IH} (V _{CC} =5.25V, V _{IN} =V _{CC})	-10		10	μ A
I _{IH} (V _{CC} =5.25V, V _{IN} =2.7V)	-350		-50	μ A
I _{IH} (V _{CC} =3.6V, V _{IN} =V _{CC})	-10		10	μ A
I _{IH} (V _{CC} =3.6V, V _{IN} =2.7V)	-350		-33	μ A
I _{IL} (V _{CC} =5.25V, V _{IN} =0.4V)	-350		-50	μ A
I _{IL} (V _{CC} =3.6V, V _{IN} =0.4V)	-350		-33	μ A
V _{OH} (V _{CC} =4.5V, V _{IH} =2.7V, V _{IL} =0.2V, I _{OH} =max)	2.4			V
V _{OH} (V _{CC} =3.0V, V _{IH} =2.7V, V _{IL} =0.2V, I _{OH} =max)	2.4			V
V _{OL} (V _{CC} =4.5V, V _{IH} =2.7V, V _{IL} =0.2V, I _{OL} =max)			0.4	V
V _{OL} (V _{CC} =3.0V, V _{IH} =2.7V, V _{IL} =0.2V, I _{OL} =max)			0.4	V
I _{OL} (V _{CC} =4.5V)	3.4			mA
I _{OH} (V _{CC} =4.5V)			-3.4	mA
I _{OL} (V _{CC} =3.0V)	2.2			mA
I _{OH} (V _{CC} =3.0V)			-2.2	mA
C _i (Input Capacitance)			50	pF
C _{IO} (Bi-directional signal input capacitance)			50	pF

TABLE 1. SIMPLE SYSTEM RT SPECS. (Cont'd)				
PARAMETER	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS				
Voltages/Tolerances				
• +5V Logic (BU-61705) (Note 10)	4.5	5.0	5.5	V
• +3.3V Logic (BU-61703) (Note 10)	3.0	3.3	3.6	V
• +5V Ch. A, +5, Ch. B (Note 10)	4.75	5.0	5.25	V
Current Drain				
• BU-61705XX-XX0				
• +5V (Logic, CH A, CH B)				
• Idle			160	mA
• 25% Transmitter Duty Cycle			265	mA
• 50% Transmitter Duty Cycle			370	mA
• 100% Transmitter Duty Cycle			580	mA
• BU-61705XX-XX2				
• +5V (Logic, CH A, CH B)				
• Idle			160	mA
• 25% Transmitter Duty Cycle			276	mA
• 50% Transmitter Duty Cycle			392	mA
• 100% Transmitter Duty Cycle			625	mA
• BU-61703XX-XX0				
• +5V (CH A, CH B)				
• Idle			100	mA
• 25% Transmitter Duty Cycle			205	mA
• 50% Transmitter Duty Cycle			310	mA
• 100% Transmitter Duty Cycle			520	mA
• 3.3V (Logic)			40	mA
• BU-61703XX-XX2				
• +5V (CH A, CH B)				
• Idle			100	mA
• 25% Transmitter Duty Cycle			216	mA
• 50% Transmitter Duty Cycle			332	mA
• 100% Transmitter Duty Cycle			565	mA
• 3.3V (Logic)			40	mA
POWER DISSIPATION				
Total Hybrid (Note 11)				
• BU-61705XX-XX0				
• Idle			0.88	W
• 25% Transmitter Duty Cycle			1.11	W
• 50% Transmitter Duty Cycle			1.33	W
• 100% Transmitter Duty Cycle			1.79	W
• BU-61705XX-XX2				
• Idle			0.88	W
• 25% Transmitter Duty Cycle			1.17	W
• 50% Transmitter Duty Cycle			1.46	W
• 100% Transmitter Duty Cycle			2.05	W
• BU-61703XX-XX0				
• Idle			0.69	W
• 25% Transmitter Duty Cycle			0.92	W
• 50% Transmitter Duty Cycle			1.15	W
• 100% Transmitter Duty Cycle			1.60	W
• BU-61703XX-XX2				
• Idle			0.69	W
• 25% Transmitter Duty Cycle			0.98	W
• 50% Transmitter Duty Cycle			1.28	W
• 100% Transmitter Duty Cycle			1.86	W
Hottest Die (Note 11)				
• BU-6170XXX-XX0				
• Idle			0.28	W
• 25% Transmitter Duty Cycle			0.51	W
• 50% Transmitter Duty Cycle			0.75	W
• 100% Transmitter Duty Cycle			1.22	W
• BU-6170XXX-XX2				
• Idle			0.28	W
• 25% Transmitter Duty Cycle			0.58	W
• 50% Transmitter Duty Cycle			0.88	W
• 100% Transmitter Duty Cycle			1.48	W

TABLE 1. SIMPLE SYSTEM RT SPECS. (Cont'd)

PARAMETER	MIN	TYP	MAX	UNITS
CLOCK INPUT				
Frequency				
• Nominal Value				
• Default		16.0		MHz
• Option		12.0		MHz
• Option		10.0		MHz
• Option		20.0		MHz
• Long Term Tolerance				
• 1553A Compliance	-0.01		0.01	%
• 1553B Compliance	-0.10		0.10	%
• Short Term Tolerance, 1 second				
• 1553A Compliance	-0.001		0.001	%
• 1553B Compliance	-0.01		0.01	%
• Duty Cycle	40		60	%
1553 MESSAGE TIMING				
RT-to-RT Response Timeout (Note 12)	17.5	18.5	19.5	μs
RT Response Time (mid-parity to mid-sync) (Note 12)	4		7	μs
Transmitter Watchdog Timeout		660.5		μs
THERMAL				
Operating Case/Ball Temperature				
-1XX, -4XX	-55		+125	°C
-2XX, -5XX	-40		+85	°C
-3XX, -8XX	0		+70	°C
-EXX	-40		+100	°C
• Ceramic Flatpack / Gull Lead				
• Thermal Resistance, Junction-to-Case, Hottest Die (θ_{JC})		9	11	°C/W
• Storage Temperature	-65		150	°C
• Lead Temperature (soldering, 10 sec.)			+300	°C
PHYSICAL CHARACTERISTICS				
Size				
• Ceramic Flatpack / Gull Lead	1.0 X 1.0 X 0.155 (25.4 x 25.4 x 3.94)			in. (mm)
Weight				
Flatpack/Gull lead package		0.3 (9)		oz (g)

NOTES:

Notes 1 through 6 are applicable to the Receiver Differential Resistance and Differential Capacitance specifications:

- (1) Specifications include both transmitter and receiver (tied together internally).
- (2) Impedance parameters are specified directly between pins TX/RX A(B) and TX/RX A(B) of the SSRT hybrid.
- (3) It is assumed that all power and ground inputs to the hybrid are connected.
- (4) The specifications are applicable for both unpowered and powered conditions.
- (5) The specifications assume a 2 volt rms balanced, differential, sinusoidal input. The applicable frequency range is 75 kHz to 1 MHz.
- (6) Minimum resistance and maximum capacitance parameters are guaranteed over the operating range, but are not tested.
- (7) Assumes a common mode voltage within the frequency range of dc to 2 MHz, applied to the pins of the isolation transformer on the stub side (either direct or transformer coupled), and referenced to hybrid ground. Transformer must be a DDC recommended transformer or other transformer that provides an equivalent minimum CMRR.
- (8) An "X" in one or more of the product type fields indicates that the reference is applicable to all available product options.
- (9) MIL-STD-1760 requires an output of 20 Vp-p minimum on the stub connection.
- (10) External 10 μF tantalum and 0.1 μF capacitors to ground should be located as close as possible to Pins 20 and 72, and a 0.1 μF capacitor at pin 37.
- (11) Power dissipation specifications assume a transformer coupled configuration, with external dissipation (while transmitting) of 0.14 watts for the active isolation transformer, 0.08 watts for the active bus coupling transformer, 0.45 watts for each of the two bus isolation resistors, and 0.15 watts for each of the two bus termination resistors.
- (12) Measured from mid-parity crossing of command word to mid-sync crossing of RT's status word.
- (13) MIL-STD-1760 compliant output voltage not available for BU-61703/5X4 versions.

INTRODUCTION

GENERAL

The BU-61703/5 Simple System RT (SSRT) is a complete MIL-STD-1553 Remote Terminal (RT) bus interface unit. Contained in this hybrid are a dual transceiver and Manchester II encoder/decoder, and MIL-STD-1553 Remote Terminal (RT) protocol logic. Also included is a built-in self-test capability and a parallel subsystem interface. The subsystem interface includes a 12-bit address bus and a 16-bit data bus that operates in a 16-bit DMA handshake transfer configuration. The local bus and associated control signals may be operated from either +5 volt or +3.3 volt power.

The transceiver front end of the BU-61703/5 is implemented by means of low-power monolithic technology. The transceiver requires only a single +5 V voltage source. The voltage source transmitters provide superior line driving capability for long cables and heavy amounts of bus loading. In addition, the monolithic transceivers provide a minimum stub voltage level of 20 volts peak-to-peak transformer coupled, making the BU-61703/5 suitable for MIL-STD-1760 applications.

The receiver sections of the BU-61703/5 are fully compliant with MIL-STD-1553B in terms of front-end overvoltage protection, threshold, and bit-error rate.

The BU-61703/5 implements all MIL-STD-1553 message formats, including all 13 MIL-STD-1553 dual redundant mode codes. Any subset of the possible 1553 commands (broadcast, T/R bit, sub-address, word count/mode code) may be optionally illegalized by means of an external PROM, PLD, or RAM. An extensive amount of message validation is performed for each message received. Each word received is validated for correct sync type and sync encoding, Manchester II encoding, parity, and bit count. All messages are verified to contain a legal, defined command word and correct word count. If the BU-61703/5 is the receiving RT in an RT-to-RT transfer, it verifies that the T/R bit of the transmit command word is logic "1" and that the transmitting RT responds in time and contains the correct RT address in its Status Word.

The BU-61703/5 may be operated from a 10, 12, 16, or 20 MHz clock input. For any clock frequency, the decoder samples incoming data on **both** edges of the clock input. This oversampling, in effect, provides for a sampling rate of twice the input clocks' frequency. Benefits of the higher sampling rate include a wider tolerance for zero-crossing distortion and improved bit error rate performance.

The BU-61703/5 includes a hardwired RT address input. This includes 5 address lines, an address parity input, and an address parity error output. The RT address can also be latched by means of a latching input signal.

The BU-61703/5 supports command illegalization. Commands may be illegalized by asserting the input signal **ILLEGAL** active low within approximately 2 μ s after the mid-parity bit zero-crossing of the received command word. Command words may be illegalized as a function of broadcast, T/ \bar{R} bit, subaddress, word count, and/or mode code.

An internal Built-in-Test (BIT) Word register is updated at the end of each message. The contents of the BIT Word Register are transmitted in response to a Transmit BIT Word Mode Command. The BU-61703/5 provides a number of real-time output signals. These various signals provide indications of message in progress, valid received message, message error, handshake fail, loop-test fail or transmitter timeout.

The BU-61703/5 includes standard DMA handshake signals (Request, Grant, and Acknowledge) as well as transfer control outputs ($\overline{\text{MEMOE}}$ and $\overline{\text{MEMWR}}$). The DMA interface operates in a 16-bit mode, supporting word-wide transfers.

The SSRT's system interface allows the BU-61703/5 to be interfaced directly to a simple system that doesn't include a micro-processor. This provides a low-cost 1553 interface for A/D and D/A converters, switch closures, actuators, and other discrete I/O signals.

The BU-61703/5 has an internal FIFO for received data words. This 32-word deep FIFO may be used to allow the BU-61703/5 to transfer its data words to the local system in burst mode. Burst mode utilizes the FIFO by transferring data to the local bus at a rate of one data word every three clock cycles. Burst mode negotiates only once for use of the subsystem bus. Negotiation is performed only after all 1553 data words have been received and validated. In non-burst mode, the BU-61703/5 will negotiate for the local bus after every received data word. The data word transfer period is three clock cycles for each received 1553 data word.

The BU-61703/5 may also be used in a shared RAM interface configuration. By means of tri-state buffers and a small amount of "glue" logic, the BU-61703/5 will store Command Words and access Data Words to/from dedicated "mailbox" areas in a shared RAM for each broadcast / T/R bit / subaddress / mode code.

ADDRESS MAPPING

A typical addressing scheme for the BU-61703/5 12-bit address bus could be as follows:

- A11: $\overline{\text{BROADCAST/OWNADDRESS}}$
- A10: $\overline{\text{TRANSMIT/RECEIVE}}$
- A9-A5: SUBADDRESS 4-0
- A4-A0: WORD COUNT/MODE CODE 4-0

This method of address mapping provides for a "mailbox" allocation scheme for the storage of data words. The 12 address outputs may be used to map into 4K words of processor address space. The BU-61703/5's addressing scheme maps messages in terms of broadcast/ $\overline{\text{ownaddress}}$, transmit/ $\overline{\text{receive}}$, subaddress, and word/count mode code. A 32-word message block is allocated for each T/R-subaddress.

For non-mode code messages, the Data Words to be transmitted or received are accessed from (to) relative locations 0 through 31 within the respective message block. For the MIL-STD-1553B Synchronize with data, Selected transmitter shut-

down, Override selected transmitter shutdown, and Transmit vector word mode commands which involve a single data word transfer, the address for the data word is offset from location 0 of the message block for subaddresses 0 and 31 by the value of the mode code field of the received command word.

The data words transmitted in response to the Transmit last command or Transmit BIT word mode commands are accessed from a pair of internal registers.

DMA INTERFACE

A 16-bit data bus, a 12-bit address bus, and six control signals are provided to facilitate communication with the parallel subsystem. The data bus D15-D0 consists of bi-directional tri-state signals. The address bus L_BRO, T/R, SA4-SA0, and WC/MC/CWC4-0; along with the data transfer control signals MEMOE and MEMWR are two-state output signals.

The control signals include the standard DMA handshake signals DTREQ, DTGRT, DTACK, as well as the transfer control outputs MEMOE and MEMWR. HS_FAIL provides an indication to the subsystem of a handshake failure condition.

Data transfers between the subsystem and the BU-61703/5 are performed by means of a DMA handshake, initiated by the BU-61703/5. A data read operation is defined to be the transfer of data from the subsystem to the BU-61703/5. Conversely, a data write operation transfers data from the BU-61703/5 to the subsystem. Data is transferred as a single 16-bit word.

DMA READ OPERATION

In response to a transmit command, the BU-61703/5 needs to read data words from the external subsystem. To initiate a data word read transfer, the SSRT asserts the signal DTREQ low. Assuming that the subsystem asserts DTGRT in time, the SSRT will then assert the appropriate values of L_BRO (logic "0"), T/R (high), SA4-0, and MC/CWC4-0; MEMWR high, along with DTACK low and MEMOE low to enable data to be read from the subsystem.

After the transfer of each Data Word has been completed, the value of the address bus outputs CWC4 through CWC0 is incremented.

DMA WRITE OPERATION

In response to a receive command, the BU-61703/5 will need to transfer data to the subsystem. There are two options for doing this, the burst mode and the non-burst mode. In burst mode, **all** received data words are transferred from the SSRT to the subsystem in a contiguous burst, only following the reception of the correct number of valid data words. In the non-burst mode, **single** data words are written to the external subsystem immediately following the reception of each individual data word.

To initiate a DMA write cycle, the SSRT asserts DTREQ low. The subsystem must then respond with DTGRT low. Assuming that DTGRT was asserted in time, the BU-61703/5 will then assert

DTACK low. The BU-61703/5 will then assert the appropriate value of L_BRO, T/R, SA4-0, and MC/CWC4-0, MEMOE high, and MEMWR low. MEMWR will be asserted low for one clock cycle. The subsystem may then use either the falling or rising edge of MEMWR to latch the data. Similar to the DMA read operation, the address outputs CWC4 through CWC0 are incremented after the completion of a DMA write operation.

HANDSHAKE FAIL

Following the assertion of DTREQ low by the SSRT, the external subsystem has 10 μs to respond by asserting DTACK to logic "0".

If the BU-61703/5 (SSRT) asserts DTREQ and the subsystem does not respond with DTGRT in time for the BU-61703/5 to complete a data word transfer, the HSFAIL output will be asserted low to inform the subsystem of the handshake failure, and bit 12 in the internal Built-In-Test (BIT) word will be set to logic "1". If the handshake failure occurs on a data word read transfer (for a transmit command), the SSRT will abort the current message transmission. In the case of a handshake failure on a write transfer (received command) the SSRT will set the handshake failure output and BIT word bit, and abort processing the current message.

MESSAGE PROCESSING OPERATION

Following the receipt and transfer of a valid Command Word, the BU-61703/5 will attempt to perform one of the following operations: (1) transfer received 1553 data to the subsystem, (2) read data from the subsystem for transmission on the 1553 bus, (3) transmit status (and possibly the last command word or RT BIT word) on the 1553 bus, and/or (4) set status word conditions.

The BU-61703/5 responds to all non-broadcast messages to its RT address with a 1553 Status Word.

RT ADDRESS

RT Address 4-0 (RT_AD_4 = MSB) and RT Address Parity (RT_AD_P) should be programmed for a unique RT address and reflect an odd parity sum. The BU-61703/5 will not respond to any MIL-STD-1553 commands or transfer received data from any non-broadcast messages if an odd parity sum is not presented by RT_AD_4-0 and RT_AD_P. An address parity error will be indicated by a low output on the RT_AD_ERR pin. The input signal RT_AD_LAT operates a transparent latch for RTAD4-RTAD0 and RTADP. If RT_AD_LAT is low, the output of the latch tracks the value presented on the input pins. If RT_AD_LAT is high, the output of the internal latch becomes latched to the values presented at the time of a low-to-high transition of RT_AD_LAT.

RT address and RT Address Parity **must** be presented valid before the mid-parity crossing of the 1553 command and held, at least, until following the first received data word.

COMMAND ILLEGALIZATION

The BU-61703/5 includes a provision for command illegalization. If a command is illegalized, the BU-61703/5 will set the Message error bit and transmit its status word to the Bus Controller. No data

words will be transmitted in response to an illegalized transmit command. However, data words associated with an illegalized receive command **will** be written to the external subsystem (although these transfers may be blocked using external logic).

$\overline{\text{ILLEGAL}}$ is sampled approximately 2 μs following the mid-parity bit zero crossing of the received command word. A low on $\overline{\text{ILLEGAL}}$ will illegalize a particular command word and cause the SSRT to respond with its Message error bit set in its status word. Command illegalization based on broadcast, $\text{T}/\overline{\text{R}}$ bit, subaddress, and/or word count/mode code may be implemented by means of an external PROM, PLD, or RAM device, as shown in FIGURE 2.

The external device may be used to define the legality of specific commands. Any subset of the possible 1553 commands may be illegalized as a function of broadcast, $\text{T}/\overline{\text{R}}$ bit, subaddress, word count, and/or mode code. The output of the illegalization device should be tied directly to the BU-61703/5's $\overline{\text{ILLEGAL}}$ signal input. The maximum access time of the external illegalizing device is 400 ns.

If illegalization is not used, $\overline{\text{ILLEGAL}}$ should be hardwired to logic "1".

BUSY

The external subsystem may control the SSRT's Busy RT status word bit by means of the $\overline{\text{BUSY}}$ input signal. The SSRT samples $\overline{\text{BUSY}}$ approximately 2 μs following the mid-parity bit zero crossing of the received Command Word. If $\overline{\text{BUSY}}$ is sampled low for a particular message, the value of the busy bit transmitted in the SSRT's status word will be logic "1". If $\overline{\text{BUSY}}$ is sampled high for a particular message, the value of the busy bit transmitted in the SSRT's status word will be logic "0".

If the RT responds to a transmit command with a busy bit of logic "1", the status word will be transmitted, but no data words will be transmitted by the SSRT. If the SSRT responds to a receive command with a busy bit of logic "1", data words **will be** transferred to the external subsystem (although these may be blocked by means of external logic).

Similar to $\overline{\text{ILLEGAL}}$, it is possible to cause the SSRT to respond with Busy for specific command words (only), by means of an external PROM, RAM, or PLD device.

TRANSMIT COMMAND (RT-TO-BC TRANSFER)

If the BU-61703/5 receives a valid Transmit command word that the subsystem determines is legal (input signal $\overline{\text{ILLEGAL}}$ is high) and the subsystem is not BUSY (input signal $\overline{\text{BUSY}}$ is high), the BU-61703/5 will initiate a transmit data response following transmission of its status word. This entails a handshake/read cycle for each data word transmitted, with the number of data words to be transmitted specified by the word count field of the transmit command word.

If $\overline{\text{ILLEGAL}}$ is sampled low, the Message Error bit will be set in the SSRT's status word. No data words will be transmitted following transmission of the status word to an illegalized transmit command. A low on the $\overline{\text{BUSY}}$ input will set the busy bit in the Status Word; in this instance, only the status word will be transmitted, with no data words.

RECEIVE COMMAND (BC-TO-RT TRANSFER)

In non-burst mode, a DMA handshake will be initiated for each data word received from the 1553 data bus. If successful, the respective handshake will be followed by a corresponding write cycle. A handshake timeout will not terminate transfer attempts for the remaining data words, error flagging or Status Word transmission. After the reception of a valid non-mode code receive Command Word followed by the correct number of valid Data Words and assuming that all words are successfully transferred to the subsystem, a negative pulse will be asserted on the Good Block Received ($\overline{\text{GBR}}$) output. The width of this pulse is two clock cycles.

In burst mode, a DMA handshake will not be initiated until after **all** data words have been received over the 1553 data bus and stored into the SSRT's internal FIFO. After the handshake has been negotiated, the SSRT will burst the contents of the FIFO to the local bus (D0-D15). After the reception of a valid non-mode code




FIGURE 2. BU-61703/5 ILLEGALIZATION

receive command word followed by the correct number of valid data words and assuming that all words are successfully transferred to the subsystem, a negative pulse will be asserted on the output Good Block Received ($\overline{\text{GBR}}$). The width of this pulse is two clock cycles.

RT-TO-RT TRANSFER ERRORS

For the case where the SSRT is the receiving RT of an RT-to-RT transfer, if the transmitting RT does not respond within the specified time period, the SSRT will determine that a timeout condition has occurred. The value of the SSRT's RT-to-RT timeout timer is in the range from 17.5 to 18.5 μs , and is specified from the mid-parity bit crossing of the transmit command word to the mid-sync crossing of the transmitting RT's status word. In the case of an RT-to-RT timeout, the SSRT will not respond and the RT-to-RT NO TRANSFER TIMEOUT bit (bit 2) of the SSRT's BIT Word will be set to logic "1".

Also, if the SSRT is the receiving RT for an RT-to-RT transfer, and the $\overline{\text{T/R}}$ bit of the second command word is logic "0", or the RT address field for the transmit command is the same as for the receive command, or the subaddress for the transmit command is 00000 or 11111, the BU-61703/5 will not respond, and will set the RT-to-RT SECOND COMMAND ERROR bit (bit 1) of the RT BIT word to logic "1".

RT STATUS, ERROR HANDLING, AND MESSAGE TIMING SIGNALS

Message transfers and transfer errors are indicated by means of the $\overline{\text{INCMD}}$, $\overline{\text{HS_FAIL}}$, $\overline{\text{MSG_ERR}}$, and $\overline{\text{RTFAIL}}$ error indication outputs. Additional error detection and indication mechanisms include updating of the internal command, RT status and BIT word registers.

The BU-61703/5 provides a number of timing signals during the processing of 1553 messages. $\overline{\text{INCMD}}$ is asserted low when a new command is received. At the end of a message (either valid or invalid), $\overline{\text{INCMD}}$ transitions from low to high.

As discussed above, $\overline{\text{HS_FAIL}}$ will be asserted low if the subsystem fails to respond to $\overline{\text{DTREQ}}$ within the maximum amount of time (10 μs).

Following the last data word transfer for a valid non-mode code receive message (for either non-burst mode or burst mode), $\overline{\text{GBR}}$ will be asserted low for two clock cycles.

$\overline{\text{MSG_ERR}}$ is asserted as a low output level following any detected error in a received message, except for an error in the command word. If an error is detected in a received command word, the rest of the message will be ignored.

If $\overline{\text{MSG_ERR}}$ and/or $\overline{\text{HS_FAIL}}$ have been asserted (low), they will be cleared to logic "1" following receipt of a subsequent valid command word.

LOOPBACK TEST

The BU-61703/5 performs a loopback self-test at the end of each non-broadcast message processed. The loopback test consists of the following verifications: (1) The received version of every transmitted word is verified for validity (encoding, bit count, parity) and correct sync type; and (2) The received version of the last transmitted word is verified by means of a bit-by-bit comparison to the transmitted version of this word. If there is a transmitter timeout (660.5 μs) and/or if the loopback test fails for one or more transmitted words, the Terminal flag status word bit will be set in response to the next non-broadcast message.

Note that the setting of the Terminal flag status bit following a loop test failure may be disabled by means of the Auto-Config feature; i.e., by setting Auto-Config bit 4 to logic "0".

STATUS WORD

The Broadcast Command Received bit is formulated internally by the SSRT. The Message Error Status bit will be set if the current command is a Transmit Status Word or Transmit Last Command mode command if there was an error in the data portion of the previous receive message. Message Error will also be set if $\overline{\text{ILLEGAL}}$ has been sampled low by the SSRT for the current message. $\overline{\text{ILLEGAL}}$, $\overline{\text{SRV_RQST}}$, $\overline{\text{BUSY}}$, and $\overline{\text{SSFLAG}}$ (Subsystem Flag) will be sampled from their respective Status input pins approximately 2 μs following the mid-parity bit zero crossing of the received Command Word. This time is 400 ns maximum following after the $\overline{\text{L_BRO}}$, $\overline{\text{T/R}}$, SA4-0, and WC/MC/CWC4-0 outputs have been presented valid.

PROTOCOL SELF-TEST

The SSRT includes a comprehensive, autonomous off-line self-test of its internal protocol logic. The test includes a comprehensive test of all registers, Manchester encoder and decoders, transmitter failsafe timer, protocol logic, and the internal FIFO.

This test is completed in approximately 32,000 clock cycles. That is, about 1.6 ms with a 20 MHz clock, 2.0 ms at 16 MHz, 2.7 ms at 12 MHz, and 3.2 ms at 10 MHz. While the SSRT is performing its off-line self-test, it will ignore (and therefore not respond to) all messages received from the 1553 bus.

Unless disabled by means of the SSRT's Auto-Config feature, the protocol self-test will be performed following the SSRT's power turn-on (i.e., when $\overline{\text{MSTCLR}}$ is released high). If the Auto-Config feature is used and Auto-Config bit 5 is set to logic "0", then a failure of the protocol self-test following power turn-on will result in the SSRT **not** going online. If bit 5 is set to logic "0" and the protocol self-test passes following power turn-on, the SSRT will go online.

The protocol self-test will also be performed following receipt of an Initiate self-test mode command from the 1553 bus. If an Initiate self-test mode command is received by the SSRT, and Auto-Config bit 5 is set to logic "0", then a failure of the protocol self-test following will result in the SSRT going offline.

If the protocol self-test fails: (1) the Terminal Flag bit will be set to logic "1" in the SSRT status word; (2) bit 8 in the SSRT's BIT word, BIT Test Fail, will be set to logic "1"; (3) the SSRT's RTFAIL output will be asserted to logic "0".

AUTO-CONFIGURATION

The SSRT includes an auto-configuration feature, which allows various optional features to be enabled or disabled. Auto-configuration may be enabled or disabled by means of the input signal $\overline{\text{AUTO_CFG}}$. If $\overline{\text{AUTO_CFG}}$ is connected to logic "1", then the auto-configure option is disabled, and the six configuration parameters revert to their default values.

Note that the default condition for each configuration parameter is enabled (for the MIL-STD-1553A/B protocol selection, -1553B is the default).

If $\overline{\text{AUTO_CFG}}$ is connected to logic "0", then the configuration parameters are transferred over D5-D0 by means of a DMA read data transfer. The transfer occurs during the time that the RTACTIVE and DTACK outputs are logic "0", following MSTCLR transitioning from logic "0" to logic "1" and a successful DT_REQ-to-DTGRT handshake.

Note that if DTGRT is hardwired to logic "0", the handshake process is not necessary (i.e., DTACK and RTACTIVE will both be asserted to logic "0" one clock cycle following $\overline{\text{DT_REQ}}$).

Each of the configuration parameters is **enabled** if the SSRT reads a value of logic "1" for the respective data bit.

The auto-configuration parameters are defined by TABLE 2.


The timing signals pertaining to Auto-Configuration mode are illustrated in FIGURE 12.

BIT	FUNCTION	DESCRIPTION
5	RT GOES ONLINE IF SELF-TEST FAILS	If logic "0", the RT will become enabled only if the self-test passes. If auto-config is not used, or if this bit is logic "1", or if the power-up self-test passes, then the RT will go online following self-test.
4	RTFAIL-to-TERMINAL FLAG AUTO-WRAP	If the loop test fails for a particular message, the Terminal flag bit will be set in the SSRT's status response for the subsequent non-broadcast message.
3	MIL-STD-1553A/B (-B is logic "1", or the default).	In MIL-STD-1553B mode, subaddress 31 is a mode code subaddress, and mode codes are implemented in full accordance with MIL-STD-1553B. In MIL-STD-1553A mode, subaddress 31 is a non-mode code subaddress, and no data words are transmitted or anticipated to be received for mode code messages.
2	SUBADDRESS 30 WRAPAROUND	Subaddress 30 wraparound is enabled. That is, the data words for a receive message to subaddress 30 are stored in the internal FIFO, and not transferred to the external system. For a subsequent transmit message to subaddress 30, the transmitted data words are read from the internal FIFO, rather than from the external system.
1	BURST MODE	Enables burst mode (using the internal FIFO) for received data words. In burst mode, for a receive message, all data words are transferred to the external system in a contiguous burst following reception of the last data word.
0	POWER-UP SELF-TEST ENABLE	If enabled, the SSRT will perform self-test following the rising edge of $\overline{\text{MST_CLR}}$.

CLOCK INPUT

The SSRT may be operated from one of four clock frequencies: 10, 12, 16, or 20 MHz. The selected clock frequency must be designated by means of the input signals CLK_SEL_1 and CLK_SEL_0, as shown in TABLE 3.

CLK_SEL_1	CLK_SEL_0	CLOCK FREQUENCY
0	0	10 MHz
0	1	20 MHz
1	0	12 MHz
1	1	16 MHz



RT RECEIVE COMMAND (BURST MODE)

NOTE 1 : If the RX message is a Broadcast message then the rising edge of $\overline{\text{INCMD}}$ is referenced from the rising edge of $\overline{\text{GBR}}$.


FIGURE 3. RT RECEIVE COMMAND (BURST MODE) TIMING

TABLE FOR FIGURE 3. RT RECEIVE COMMAND TIMING (BURST MODE)

REF	DESCRIPTION	CLOCK FREQUENCY	RESPONSE TIME			UNITS
			MIN	TYP	MAX	
t1	Mid-parity crossing of received command word delay to SA4-SA0, L-BRO, T/R Bit, and WC/MC valid	ALL		1.5		μs
t2	Mid-parity crossing of received command word delay to falling edge of INCMD	ALL		2		μs
t3	Mid-parity crossing of received command word delay to MSG_ERR and HS_FAIL rising	ALL		1.5		μs
t4	ILLEGAL, SRV_RQST, SSFLAG, BUSY input access time from SA4-SA0, L-BRO, T/R, and CWC/MC valid	ALL			400	ns
t5	L_BRO, T/R, SA4-0, and WC/MC4-0 valid prior to INCMD low.	ALL	500			ns
t6	ILLEGAL, SRV_RQST, SSFLAG, BUSY hold time following falling edge of INCMD	ALL	300			ns
t7	Mid-parity crossing of first data word to WC/CWC valid data of 1Fh	ALL		1		μs
t8	Duration of WC/CWC data value of 1Fh	ALL		200		ns
t9	RT Response time.	ALL	4	6.5	7	μs
t10	CWC transition to next word following mid-parity of subsequent received data words.	ALL		1		μs
t11	Mid-parity crossing of last data word to DTREQ falling edge (requesting data word burst write transfer)	ALL	4	4.5	5.25	μs
t12	Mid-Sync crossing of Status response to RT_FAIL rising	ALL		1.5		μs
t13	CWC valid following falling edge of DTREQ	ALL			30	ns
t14	GBR pulse width (see Note 1)	20 MHz		100		ns
		16 MHz		125		ns
		12 MHz		167		ns
		10 MHz		200		ns
t15	Mid-parity crossing of status word to INCMD rising	ALL		3		μs

NOTE:

- (1) If the RX message is a Broadcast message then the rising edge of INCMD is referenced from the rising edge of GBR.



RT RECEIVE COMMAND (NON-BURST MODE)


FIGURE 4. RT RECEIVE COMMAND (NON-BURST MODE) TIMING

TABLE FOR FIGURE 4. RT RECEIVE COMMAND TIMING (NON-BURST MODE)

REF	DESCRIPTION	CLOCK FREQUENCY	RESPONSE TIME			UNITS
			MIN	TYP	MAX	
t1	Mid-parity crossing of received command word delay to SA4-SA0, L-BRO, T/R Bit, and WC/MC valid	ALL		1.5		μs
t2	Mid-parity crossing of received command word delay to falling edge of INCMD	ALL		2		μs
t3	Mid-parity crossing of received command word delay to MSG_ERR and HS_FAIL rising	ALL		1.5		μs
t4	ILLEGAL, SRV_RQST, SSFLAG, BUSY input access time from SA4-SA0, L-BRO, T/R, and CWC/MC valid	ALL			400	ns
t5	RT Sub-Address, L-BRO, and T/R Bit setup time prior to INCMD low	ALL	500			ns
t6	ILLEGAL, SRV_RQST, SSFLAG, BUSY valid time following falling edge of INCMD	ALL	300			ns
t7	Mid-parity crossing to WC/CWC value of 1Fh	ALL		1		μs
t8	Mid-parity crossing of first data word to DTREQ falling edge	20 MHz		1.2		μs
		16 MHz		1.25		μs
		12 MHz		1.33		μs
		10 MHz		1.4		μs
t9	WC/CWC data value of 1Fh held	20 MHz		200		ns
		16 MHz		250		ns
		12 MHz		333		ns
		10 MHz		400		ns
t10	CWC valid following falling edge of DTREQ	ALL			30	ns
t11	RT Response time.	ALL	4	6.5	7	μs
t12	Delay from following mid-parity of last received data word to GBR low. (see Notes 1, 2)	ALL	4			μs
t13	Mid-parity crossing of all data words, except first data word, to DTREQ falling edge	ALL		1		μs
t14	GBR pulse width	20 MHz		100		ns
		16 MHz		125		ns
		12 MHz		167		ns
		10 MHz		200		ns
t15	CWC transition to WC prior to Mid-Sync crossing of Status response.	20 MHz		75		ns
		16 MHz		94		ns
		12 MHz		125		ns
		10 MHz		150		ns
t16	Mid-Sync crossing of status response to RT_FAIL rising	ALL		1.5		μs
t17	Mid-parity crossing of status word to INCMD rising	ALL		3.0		μs

NOTES:

- (1) Assumes that DTGRT is tied to logic "0". If DTGRT is not connected to logic "0", the minimum time to drive GBR active low will increase by the amount of the DTGRT (low) - to - DTGRT (low) delay.
- (2) The transceiver delays are measured at a range of 150ns to 450ns for the receiver and 100ns to 250ns for the transmitter.



RT TRANSMIT COMMAND


FIGURE 5. RT TRANSMIT COMMAND TIMING

TABLE FOR FIGURE 5. RT TRANSMIT COMMAND TIMING

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE			UNITS
			MIN	TYP	MAX	
t1	RT Response time.	ALL	4	6.5	7	μs
t2	Mid-parity crossing of received command word delay to L-BRO, T/R Bit, SA4-SA0, and WC/MC valid	ALL		1.5		μs
t3	Mid-parity crossing of received command word delay to falling edge of $\overline{\text{INCMD}}$	ALL		2		μs
t4	Mid-Parity crossing of receive command word delay to $\overline{\text{MSG_ERR}}$ and $\overline{\text{HS_FAIL}}$ rising	ALL		1.5		μs
t5	ILLEGAL, $\overline{\text{SRV_RQST}}$, $\overline{\text{SSFLAG}}$, $\overline{\text{BUSY}}$ input access time from SA4-SA0, L-BRO, T/R Bit, and CWC/MC valid	ALL			400	ns
t6	L-BRO, T/R, SA4-0, and WC/MC4-0 setup time prior to $\overline{\text{INCMD}}$ low	ALL	500			ns
t7	ILLEGAL, $\overline{\text{SRV_RQST}}$, $\overline{\text{SSFLAG}}$, $\overline{\text{BUSY}}$ hold time following falling edge of $\overline{\text{INCMD}}$	ALL	300			ns
t8	Mid-Sync crossing of status word to WC/CWC valid data of 1Fh	ALL		6.5		μs
t9	Mid-Sync crossing of status word to $\overline{\text{DTREQ}}$ falling edge	20 MHz		6.75		μs
		16 MHz		6.81		μs
		12 MHz		6.92		μs
		10 MHz		7		μs
t10	Mid-Sync crossing of Status response to $\overline{\text{RT_FAIL}}$ rising (see Note 1)	ALL		1.5		μs
t11	Duration of WC/CWC value of 1Fh	20 MHz		200		ns
		16 MHz		250		ns
		12 MHz		333		ns
		10 MHz		400		ns
t12	CWC valid following falling edge of $\overline{\text{DTREQ}}$	ALL			30	ns
t13	Mid-Sync crossing of received data word to $\overline{\text{DTREQ}}$ falling edge	20 MHz		1.75		μs
		16 MHz		1.81		μs
		12 MHz		1.92		μs
		10 MHz		2		μs
t14	Mid-Sync crossing of last received data word for CWC to transition to WC	20 MHz		1.55		μs
		16 MHz		1.56		μs
		12 MHz		1.59		μs
		10 MHz		1.6		μs
t15	Mid-Parity crossing of status word to $\overline{\text{INCMD}}$ rising	ALL		3		μs

NOTE:

(1) Assuming that $\overline{\text{RTFAIL}}$ was previously low.




RT - RT TRANSMIT COMMAND

FIGURE 6. RT - RT TRANSMIT TIMING

TABLE FOR FIGURE 6. RT-RT TRANSMIT COMMAND TIMING

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE			UNITS
			MIN	TYP	MAX	
t1	RT - RT response timeout for transmitting RT.	ALL	17.5	18.5	19.5	μs
t2	Mid-parity crossing of received command word delay to L-BRO, T/R Bit, SA4-SA0, and WC/MC valid	ALL		1.5		μs
t3	Mid-parity crossing of received command word delay to falling edge of INCMD	ALL		2		μs
t4	Mid-Parity crossing of received command word delay to MSG_ERR and HS_FAIL rising	ALL		1.5		μs
t5	ILLEGAL, SRV_RQST, SSFLAG, BUSY input access time from SA4-SA0, L-BRO, T/R, and CWC/MC valid	ALL			400	ns
t6	L-BRO, T/R, SA4-0, and WC/MC4-0 setup time prior to INCMD low	ALL	500			ns
t7	ILLEGAL, SRV_RQST, SSFLAG, BUSY hold time following falling edge of INCMD	ALL	300			ns
t8	Mid-Sync crossing of status word to WC/CWC valid data of 1Fh	ALL		6.5		μs
t9	Mid-Sync crossing of status word to DTREQ falling edge	20 MHz		6.75		μs
		16 MHz		6.81		μs
		12 MHz		6.92		μs
		10 MHz		7		μs
t10	Mid-Sync crossing of Status response to RT_FAIL rising	ALL		1.5		μs
t11	Duration of WC/CWC value of 1Fh	20 MHz		200		ns
		16 MHz		250		ns
		12 MHz		333		ns
		10 MHz		400		ns
t12	CWC valid following falling edge of DTREQ	ALL			30	ns
t13	Mid-Sync crossing of received data word to DTREQ falling edge	20 MHz		1.75		μs
		16 MHz		1.81		μs
		12 MHz		1.92		μs
		10 MHz		2		μs
t14	Mid-Sync crossing of last received data word for CWC to transition to WC	20 MHz		1.55		μs
		16 MHz		1.56		μs
		12 MHz		1.59		μs
		10 MHz		1.6		μs
t15	Mid-Parity crossing of status word to INCMD rising	ALL		3		μs



RT - RT RECEIVE COMMAND (BURST MODE)

NOTE 1 : If the RX message is a Broadcast message then the rising edge of $\overline{\text{INCMD}}$ is referenced from the rising edge of GBR.


FIGURE 7. RT - RT RECEIVE (BURST-MODE) TIMING

TABLE FOR FIGURE 7. RT-RT RECEIVE COMMAND TIMING (BURST MODE)

REF	DESCRIPTION	CLOCK FREQUENCY	RESPONSE TIME			UNITS
			MIN	TYP	MAX	
t1	Mid-parity crossing of received command word delay to SA4-SA0, L-BRO, T/R Bit, and WC/MC valid	ALL		1.5		μs
t2	Mid-parity crossing of received command word delay to falling edge of INCMD	ALL		2		μs
t3	Mid-parity crossing of received command word delay to MSG_ERR and HS_FAIL rising	ALL		1.5		μs
t4	ILLEGAL, SRV_RQST, SSFLAG, BUSY input access time from SA4-SA0, L-BRO, T/R, and CWC/MC valid	ALL			400	ns
t5	L_BRO, T/R, SA4-0, and WC/MC4-0 valid prior to INCMD low.	ALL	500			ns
t6	ILLEGAL, SRV_RQST, SSFLAG, BUSY hold time following falling edge of INCMD	ALL	300			ns
t7	RT - RT response timeout for transmitting RT.	ALL	17.5	18.5	19.5	μs
t8	Mid-parity crossing of first data word to WC/CWC valid data of 1Fh	ALL		1		μs
t9	Duration of WC/CWC data value of 1Fh	ALL		200		ns
t10	RT Response time.	ALL	4	6.5	7	μs
t11	CWC transition to next word following mid-parity of subsequent received data words.	ALL		1		μs
t12	Mid-parity crossing of last data word to DTREQ falling edge (requesting data word burst write transfer)	ALL	4	4.5	5.25	μs
t13	Mid-Sync crossing of Status response to RT_FAIL rising	ALL		1.5		μs
t14	CWC valid following falling edge of DTREQ	ALL			30	ns
t15	GBR pulse width (see Note 1)	20 MHz		100		ns
		16 MHz		125		ns
		12 MHz		167		ns
		10 MHz		200		ns
t16	Mid-parity crossing of status word to INCMD rising	ALL		3		μs

NOTE:

- (1) If the RX message is a Broadcast message then the rising edge of INCMD is referenced from the rising edge of GBR.



RT - RT RECEIVE COMMAND (NON-BURST MODE)


FIGURE 8. RT - RT RECEIVE (NON-BURST-MODE) TIMING

TABLE FOR FIGURE 8. RT-RT RECEIVE COMMAND TIMING (NON-BURST MODE)

REF	DESCRIPTION	CLOCK FREQUENCY	RESPONSE TIME			UNITS
			MIN	TYP	MAX	
t1	Mid-parity crossing of received command word delay to SA4-SA0, L-BRO, T/R Bit, and WC/MC valid	ALL		1.5		μs
t2	Mid-parity crossing of received command word delay to falling edge of INCMD	ALL		2		μs
t3	Mid-parity crossing of receive command word delay to MSG_ERR and HS_FAIL rising	ALL		1.5		μs
t4	ILLEGAL, SRV_RQST, SSFLAG, BUSY input access time from SA4-SA0, L-BRO, T/R, and CWC/MC valid	ALL			400	ns
t5	RT Sub-Address, L-BRO, and T/R Bit setup time prior to INCMD low	ALL	500			ns
t6	ILLEGAL, SRV_RQST, SSFLAG, BUSY valid time following falling edge of INCMD	ALL	300			ns
t7	RT - RT response timeout for transmitting RT.	ALL	17.5	18.5	19.5	μs
t8	Mid-parity crossing to WC/CWC value of 1Fh	ALL		1		μs
t9	Mid-parity crossing of first data word to DTREQ falling edge	20 MHz		1.2		μs
		16 MHz		1.25		μs
		12 MHz		1.33		μs
		10 MHz		1.4		μs
t10	WC/CWC data value of 1Fh held	20 MHz		200		ns
		16 MHz		250		ns
		12 MHz		333		ns
		10 MHz		400		ns
t11	CWC valid following falling edge of DTREQ	ALL			30	ns
t12	RT Response time.	ALL	4	6.5	7	μs
t13	Delay from following mid-parity of last received data word to GBR low. (see Notes 1, 2)	ALL	4			μs
t14	Mid-parity crossing of all data words, except first data word, to DTREQ falling edge	ALL		1		μs
t15	GBR pulse width	20 MHz		100		ns
		16 MHz		125		ns
		12 MHz		167		ns
		10 MHz		200		ns
t16	CWC transition to WC prior to Mid-Sync crossing of Status response.	20 MHz		75		ns
		16 MHz		94		ns
		12 MHz		125		ns
		10 MHz		150		ns
t17	Mid-Sync crossing of status response to RT_FAIL rising	ALL		1.5		μs
t18	Mid-parity crossing of status word to INCMD rising	ALL		3.0		μs

NOTES:

- (1) Assumes that DTGRT is tied to logic "0". If DTGRT is not connected to logic "0", the minimum time to drive GBR active low will increase by the amount of the DTGRT (low) - to - DTGRT (low) delay.
- (2) The transceiver delays are measured at a range of 150ns to 450ns for the receiver and 100ns to 250ns for the transmitter.



DMA WRITE - BURST MODE
(SHOWN FOR TWO DATA WORDS)

¹ INCMD rising edge is shown for the case of a RX Broadcast command message.
For the non-Broadcast case, INCMD rising edge is after the Mid-Parity crossing of the RT STATUS response.


FIGURE 9. DMA WRITE TRANSFER (BURST-MODE) TIMING

TABLE FOR FIGURE 9. SSRT DMA WRITE (BURST MODE) TIMING

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE @5 VOLTS			VALUE @3.3 VOLTS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
t1	CLOCK IN rising to \overline{DTREQ} low	ALL			40			40	ns
t2	\overline{DTREQ} falling to \overline{DTGRT} low	ALL			10			10	μ s
t3	CWC setup time prior to \overline{MEMWR} falling for first word of burst transfer (see Note 1)	20 MHz	60			60			ns
		16 MHz	85			85			ns
		12 MHz	127			127			ns
		10 MHz	160			160			ns
t4	\overline{DTGRT} low setup prior to CLOCK IN rising edge	ALL	10			15			ns
t5	\overline{DTGRT} falling to \overline{DTACK} low	20 MHz			100			105	ns
		16 MHz			113			118	ns
		12 MHz			133			138	ns
		10 MHz			150			155	ns
t6	CLOCK IN rising to \overline{DTACK} low	ALL			40			40	ns
t7	Data output valid following CLOCK IN	ALL			40			40	ns
t8	\overline{DTGRT} hold time following \overline{DTACK} falling	ALL			30			30	ns
t9	\overline{DTACK} low pulse width (based on a two data word transfer) (see Note 2)	20 MHz	290	300		290	300		ns
		16 MHz	365	375		365	375		ns
		12 MHz	490	500		490	500		ns
		10 MHz	590	600		590	600		ns
t10	Data output setup time prior to \overline{MEMWR} low	20 MHz	10			10			ns
		16 MHz	22			22			ns
		12 MHz	43			43			ns
		10 MHz	60			60			ns
t11	CLOCK IN rising to \overline{MEMWR} low	ALL			40			40	ns
t12	\overline{MEMWR} low pulse width	20 MHz	40	50		40	50		ns
		16 MHz	52.5	62.5		52.5	62.5		ns
		12 MHz	73.3	83.3		73.3	83.3		ns
		10 MHz	90	100		90	100		ns
t13	CLOCK IN rising to \overline{MEMWR} high	ALL			30			40	ns
t14	Data output and CWC hold time following \overline{MEMWR} high	20 MHz	20			10			ns
		16 MHz	33			23			ns
		12 MHz	53			43			ns
		10 MHz	70			60			ns
t15	Data output hold time following CLOCK IN rising	ALL	10			15			ns
t16	CWC (all but first data word) setup time prior to \overline{MEMWR} low	20 MHz	10			10			ns
		16 MHz	23			23			ns
		12 MHz	43			43			ns
		10 MHz	60			60			ns
t17	CLOCK IN rising to \overline{DTREQ} and \overline{DTACK} high	ALL			30			40	ns
t18	Data output signal Tri-State following CLOCK IN rising	ALL			40			40	ns
t19	CLOCK IN rising to \overline{GBR} falling edge	ALL			40			40	ns
t20	\overline{GBR} low pulse width	20 MHz	90	100		90	100		ns
		16 MHz	115	125		115	125		ns
		12 MHz	157	167		157	167		ns
		10 MHz	190	200		190	200		ns
t21	\overline{INCMD} rising following CLOCK IN rising (see Note 3)	ALL			30			40	ns

NOTES:

- (1) Assume \overline{DTGRT} is low at the time that \overline{DTREQ} is asserted low. If not, then this time will increase by the amount of the \overline{DTREQ} (low) - to - \overline{DTGRT} (low) delay.
- (2) \overline{DTACK} pulse width is 3 clock cycles per data word transfer.
- (3) Rising edge of \overline{INCMD} will immediately follow the rising edge of \overline{GBR} only for a broadcast message. For a non-broadcast message, the rising edge of \overline{INCMD} will occur after the mid-parity crossing of the RT status response. This additional delay time is approximately 96 clock cycles: 9.6 μ s at 10 MHz, 8 μ s at 12 MHz, 6.0 μ s at 16 MHz, or 4.8 μ s at 20 MHz.



NON-BURST DMA WRITE

NOTE: With the $\overline{\text{DTGRT}}$ pin tied to GND, the time from $\overline{\text{DTREQ}}$ to $\overline{\text{DTACK}}$ is 1 clock cycle.


FIGURE 10. DMA WRITE TRANSFER (NON-BURST-MODE) TIMING

TABLE FOR FIGURE 10. SSRT DMA WRITE TIMING (NON-BURST)

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE @5 VOLTS			VALUE @3.3 VOLTS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
t1	CLOCK IN rising to $\overline{\text{DTREQ}}$ low	ALL			40			40	ns
t2	$\overline{\text{DTREQ}}$ (low) - to - $\overline{\text{DTGRT}}$ (low) delay time	ALL			10			10	μs
t3	CWC setup time prior to $\overline{\text{MEMWR}}$ falling (see Note)	20 MHz	110			110			ns
		16 MHz	148			148			ns
		12 MHz	210			210			ns
		10 MHz	260			260			ns
t4	$\overline{\text{DTGRT}}$ low setup prior to CLOCK IN rising	ALL	10			15			ns
t5	$\overline{\text{DTGRT}}$ falling to $\overline{\text{DTACK}}$ low	20 MHz			100			105	ns
		16 MHz			113			118	ns
		12 MHz			133			138	ns
		10 MHz			150			155	ns
t6	CLOCK IN rising to $\overline{\text{DTACK}}$ low	ALL			40			40	ns
t7	Data output valid following CLOCK IN rising	ALL			40			40	ns
t8	$\overline{\text{DTGRT}}$ hold time following $\overline{\text{DTACK}}$ falling	ALL			30			30	ns
t9	$\overline{\text{DTACK}}$ low pulse width	20 MHz		200			200		ns
		16 MHz		250			250		ns
		12 MHz		333			333		ns
		10 MHz		400			400		ns
t10	Data output setup time prior to $\overline{\text{MEMWR}}$ low	20 MHz	60			60			ns
		16 MHz	85			85			ns
		12 MHz	127			127			ns
		10 MHz	160			160			ns
t11	CLOCK IN rising to $\overline{\text{MEMWR}}$ low	ALL			40			40	ns
t12	$\overline{\text{MEMWR}}$ low pulse width	20 MHz	40	50		40	50		ns
		16 MHz	52.5	62.5		52.5	62.5		ns
		12 MHz	73.3	83.3		73.3	83.3		ns
		10 MHz	90	100		90	100		ns
t13	CLOCK IN rising to $\overline{\text{MEMWR}}$ high	ALL			40			40	ns
t14	Data output hold time following $\overline{\text{MEMWR}}$ high	20 MHz	20			10			ns
		16 MHz	33			23			ns
		12 MHz	53			43			ns
		10 MHz	70			60			ns
t15	CLOCK IN rising to $\overline{\text{DTREQ}}$ and $\overline{\text{DTACK}}$ high	ALL			30			40	ns
t16	Data output hold time following CLOCK IN rising	ALL	10			15			ns
t17	Data output signal Tri-State following CLOCK IN rising	ALL			40			40	ns

NOTES:

- (1) Assume that $\overline{\text{DTGRT}}$ is low at the time $\overline{\text{DTREQ}}$ is asserted low. If not, these values can increase by the delay time from $\overline{\text{DTREQ}}$ (low) - to - $\overline{\text{DTGRT}}$ (low).



DMA SINGLE WORD READ


FIGURE 11. DMA READ TRANSFER TIMING

TABLE FOR FIGURE 11. SSRT DMA READ TIMING

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE @5 VOLTS			VALUE @3.3 VOLTS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
t1	CLOCK IN rising to \overline{DTREQ} low	ALL			40			40	ns
t2	\overline{DTREQ} (low) - to - \overline{DTGRT} delay time	ALL			10			10	μ s
t3	CWC setup time prior to \overline{MEMOE} falling	20 MHz	60			60			ns
		16 MHz	85			85			ns
		12 MHz	127			127			ns
		10 MHz	160			160			ns
t4	\overline{DTGRT} low setup prior to CLOCK IN rising	ALL			10			10	ns
t5	\overline{DTGRT} falling to \overline{DTACK} low	20 MHz			100			105	ns
		16 MHz			113			118	ns
		12 MHz			133			138	ns
		10 MHz			150			155	ns
t6	CLOCK IN rising to \overline{DTACK} low	ALL			40			40	ns
t7	\overline{DTGRT} hold time following \overline{DTACK} falling	ALL			30			30	ns
t8	\overline{DTACK} low pulse width	20 MHz		200			200		ns
		16 MHz		250			250		ns
		12 MHz		333			333		ns
		10 MHz		400			400		ns
t9	CLOCK IN rising to \overline{MEMOE} low	ALL			40			40	ns
t10	\overline{MEMOE} low pulse width	20 MHz		150			150		ns
		16 MHz		188			188		ns
		12 MHz		250			250		ns
		10 MHz		300			300		ns
t11	Time for input data to become valid following falling edge of \overline{MEMOE}	20 MHz			80			70	ns
		16 MHz			105			95	ns
		12 MHz			146			136	ns
		10 MHz			180			170	ns
t12	Data input hold time following CLOCK IN rising (see Note)	ALL	30			30			ns
t13	CLOCK IN rising to \overline{DTREQ} , \overline{DTACK} , and \overline{MEMOE} high	ALL			30			40	ns

NOTE:

(1) The SSRT's data sampling time occurs one clock cycle prior to the rising edge of \overline{MEMOE} .



AUTO-CONFIGURATION - DMA SINGLE WORD READ

Note1: RTACTIVE asserted high 1 clock following \overline{DTACK} high assuming self-test is not enabled. When self-test is enabled RTACTIVE is delayed in the amount of 't12'. See the table reference for details.


FIGURE 12. AUTO-CONFIGURATION - DMA READ TRANSFER TIMING

TABLE FOR FIGURE 12. AUTO-CONFIGURATION - DMA READ TIMING

REF	DESCRIPTION	CLOCK FREQUENCY	VALUE @5 VOLTS			VALUE @3.3 VOLTS			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
t1	$\overline{\text{MSTCLR}}$ high delay to $\overline{\text{DTREQ}}$ low	20 MHz	35	50	65	35	50	65	ns
		16 MHz	47.5	62.5	77.5	47.5	62.5	77.5	ns
		12 MHz	68.3	83.3	98.3	68.3	83.3	98.3	ns
		10 MHz	85	100	115	85	100	115	ns
t2	CLOCK IN rising to $\overline{\text{DTREQ}}$ low	ALL			40			40	ns
t3	$\overline{\text{DTREQ}}$ (low) - to - $\overline{\text{DTGRT}}$ delay time	ALL			10			10	μs
t4	$\overline{\text{DTGRT}}$ low setup prior to CLOCK IN rising	ALL			10			10	ns
t5	$\overline{\text{DTGRT}}$ falling to $\overline{\text{DTACK}}$ low	20 MHz			100			105	ns
		16 MHz			113			118	ns
		12 MHz			133			138	ns
		10 MHz			150			155	ns
t6	CLOCK IN rising to $\overline{\text{DTACK}}$ low	ALL			40			40	ns
t7	$\overline{\text{DTGRT}}$ hold time following $\overline{\text{DTACK}}$ falling	ALL			30			30	ns
t8	$\overline{\text{DTACK}}$ low pulse width	20 MHz	185	200	215	185	200	215	ns
		16 MHz	235	250	265	235	250	265	ns
		12 MHz	318	333	348	318	333	348	ns
		10 MHz	385	400	415	385	400	415	ns
t9	Time for input data to become valid following falling edge of $\overline{\text{DTACK}}$	20 MHz			120			120	ns
		16 MHz			157			157	ns
		12 MHz			220			220	ns
		10 MHz			270			270	ns
t10	Data input hold time following sampling time (see Note 1)	ALL	30			30			ns
t11	CLOCK IN rising to $\overline{\text{DTREQ}}$, $\overline{\text{DTACK}}$, and $\overline{\text{MEMOE}}$ high	ALL			30			40	ns
t12	RTACTIVE high delayed from $\overline{\text{DTACK}}$ high (see Note 2)	20 MHz		1.6			1.6		ms
		16 MHz		2.0			2.0		ms
		12 MHz		2.7			2.7		ms
		10 MHz		3.2			3.2		ms
t13	CLOCK IN rising to RTACTIVE high	ALL			30			40	ns

NOTES:

- (1) During Auto-Configuration the SSRT samples data three clock cycles following the falling edge of $\overline{\text{DTACK}}$.
- (2) If self-test mode is not enabled, then RTACTIVE will go active high 1 clock cycle following the rising edge of $\overline{\text{DTACK}}$. If self-test is enabled then RTACTIVE will be delayed from going active high in accordance with 't12'.



CLOCK EDGE TO SIGNAL IN / OUT TIMING

FIGURE 13. CLOCK EDGE SIGNAL TIMING

TABLE FOR FIGURE 13. SSRT CLOCK EDGE TO SIGNAL IN / OUT VALID TIMING								
REF	DESCRIPTION	VALUE @5 VOLTS			VALUE @3.3 VOLTS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	SIGNAL INPUT setup time prior to CLOCK IN rising edge	10			15			ns
t2	CLOCK IN rising edge to SIGNAL OUTPUT driven low (see Note)			40			40	ns
t3	CLOCK IN rising edge to SIGNAL OUTPUT driven high (see Note)			30			40	ns


NOTE:

- (1) Assumes a 50 pf external load. For loading above 50pf, the validity of output signals is delayed by an additional 0.14 ns/pf typ, 0.28ns/pf max.

INTERFACE TO MIL-STD-1553 BUS

FIGURE 14 illustrates the interface between the BU-61703/5 SSRT and a MIL-STD-1553 bus. Connections for both direct (short stub) coupling and transformer (long stub) coupling, as

well as the peak-to-peak voltage levels at various points (when transmitting), are indicated in the diagram.



NOTE: $Z_0 = 70$ TO 85 OHMS

NOTES:

1. Shown for one of two redundant buses that interface to the BU-61703/5 hybrid.
2. Transmitted voltage level on 1553 bus is 6 Vp-p min, 7 Vp-p nominal, 9 Vp-p max.
3. Transmitted voltage for a transformer-coupled stub is 18 Vp-p min, 27 Vp-p max for MIL-STD-1553B; 20 Vp-p min, 27 Vp-p max for MIL-STD-1760.
4. Required tolerance on isolation resistors is 2%. Instantaneous power dissipation (when transmitting) is approximately 0.45 W typ, 0.8 W (max) for each isolation resistor.

FIGURE 14. SSRT INTERFACE TO MIL-STD-1553 BUS

PULSE TRANSFORMERS

In selecting isolation transformers to be used with the Simple System RT, there is a limitation on the maximum amount of leakage inductance. If this limit is exceeded, the transmitter rise and fall times may increase, possibly causing the bus amplitude to fall below the minimum level required by MIL-STD-1553. In addition, an excessive leakage imbalance may result in a transformer dynamic offset that exceeds 1553 specifications.

The maximum allowable leakage inductance is 6.0 μH , and is measured as follows:

The side of the transformer that connects to the Simple System RT is defined as the "primary" winding. If one side of the primary is shorted to the primary center-tap, the inductance should be measured across the "secondary" (stub

side) winding. This inductance must be less than 6.0 μH . Similarly, if the other side of the primary is shorted to the primary center-tap, the inductance measured across the "secondary" (stub side) winding must also be less than 6.0 μH .

The difference between these two measurements is the "differential" leakage inductance. This value must be less than 1.0 μH .

Beta Transformer Technology Corporation (BTTC), a subsidiary of DDC, manufactures transformers in a variety of mechanical configurations with the required turns ratios of 1:2.5 direct coupled, and 1:1.79 transformer coupled. TABLE 4 provides a listing of many of these transformers.

For further information, contact BTTC at 631-244-7393 or at www.btcc-beta.com.

TABLE 4. RECOMMENDED BETA TRANSFORMERS FOR USE WITH SSRT	
TRANSFORMER CONFIGURATION	BTTC PART NO.
Single epoxy transformer, through-hole, 0.625" X 0.625", 0.250" max height	B-3226
Single epoxy transformer, through-hole, 0.625" X 0.625", 0.220" max height. (May be used with BU-6170XX4 version of SSRT)	B-3818
Single epoxy transformer, flat pack, 0.625" X 0.625", 0.275" max height	B-3231
Single epoxy transformer, surface mount, 0.625" X 0.625", 0.275" max height	B-3227
Single epoxy transformer, surface mount, hi-temp solder, 0.625" X 0.625", 0.220" max height. (May be used with BU-6170XX4 version of SSRT)	B-3819
Single epoxy transformer, flat pack, 0.625" X 0.625", 0.150" max height	LPB-5014
Single epoxy transformer, surface mount, 0.625" X 0.625", 0.150" max height	LPB-5015
Single epoxy transformer, through hole, transformer coupled only, 0.500" X 0.350", 0.250" max height	B-3229
Dual epoxy transformer, twin stacked, 0.625" X 0.625", 0.280" max height	TST-9007
Dual epoxy transformer, twin stacked, surface mount, 0.625" X 0.625", 0.280" max height	TST-9017
Dual epoxy transformer, twin stacked, flat pack, 0.625" X 0.625", 0.280" max height	TST-9027
Dual epoxy transformer, side by side, through-hole, 0.930" X 0.630", 0.155" max height	TLP-1205
Dual epoxy transformer, side by side, flat pack, 0.930" X 0.630", 0.155" max height	TLP-1105
Dual epoxy transformer, side by side, surface mount, 0.930" X 0.630", 0.155" max height	TLP-1005
Dual epoxy transformer, side by side, surface mount, 1.410" X 0.750", 0.130" max height	DLP-7115 (see note 3)
Single metal transformer, hermetically sealed, flat pack, 0.630" X 0.630", 0.175" max height	HLP-6014
Single metal transformer, hermetically sealed, surface mount, 0.630" X 0.630", 0.175" max height	HLP-6015

Notes:

1. For McAIR version of the Simple System RT (**BU-6170XX4**), **only** the B-3818 or B-3819 transformers (shown in **bold** in the table) may be used.
2. For all other applications, any of the other transformers listed may be used.
3. DLP-7115 operates to +85°C max. All other transformers listed operate to +130°C max.

P.C. BOARD LAYOUT GUIDELINES

GROUND PLANES

As is the rule in all high-speed digital circuits, it is good practice to use ground and power supply planes under the SSRT hybrid as well as the associated digital components.

However, it is very important that there be **NO** ground and/or power supply planes underneath the analog bus signal traces. This applies to the TX/RX signals running between the SSRT and the isolation transformers as well as the traces between the transformers to any connectors or cables leaving the board.

The reason for not using supply or ground planes under the analog signal traces is that the effect of the distributed capacitance will be to lower the input impedance of the terminal, as seen from the 1553 bus. MIL-STD-1553 requires a minimum input impedance of 2000 ohms for direct coupled terminals and 1000 ohms for transformer (stub) coupled terminals. If there are ground planes under the analog bus signal traces, it is likely that the terminal will not meet this requirement.

POWER AND GROUND DISTRIBUTION

Another important consideration is power and ground distribution. Refer to FIGURE 15. For the SSRT hybrid/transformer combination, the high current path when the SSRT is transmitting will be from the +5 volt power supply, through the transmitter output stage, through one leg of the isolation transformer to the transformer center tap. It is important to realize that the high current return path is through the transformer center tap and not through the SSRT GROUND pins.

Another important layout consideration is to minimize the power supply distribution impedance along this path. Any resistance will result in voltage drops for the power supply input voltage, and can ultimately lower the transmitter output voltage, possibly below the minimum level required by MIL-STD-1553 or MIL-STD-1760.




FIGURE 15. POWER - GROUND DISTRIBUTION

1553 BUS CONNECTIONS

The isolation transformers should be placed as physically close as possible to the respective TX/RX pins on the SSRT. In addition, the distance from the isolation transformers to any connectors or cables leaving the board should be as short as possible. Besides limiting the voltage drops in the analog signal traces when transmitting, reducing the hybrid-to-transformer and transformer-to-connector spacing serves to minimize crosstalk from other signals on the board.

The general practice in connecting the stub side of a transformer (or direct) coupled terminal to an external system connector is to make use of 78 ohm twisted-pair shielded cable. This minimizes impedance discontinuities. The decision of whether to isolate or make connections between the center tap of the isolation transformer's secondary, the stub shield, the bus shield, and/or chassis ground must be made on a system basis, as determined by an analysis of EMI/RFI and lightning considerations.

In most systems, it is specified that the 1553 terminal's input impedance must be measured at the system connector. This is despite the fact that the MIL-STD-1553B requirement is for it to

be measured looking directly in from the bus side of the isolation transformer.

The effect of a relatively long stub cable will be to reduce the measured impedance (looking in from the bus). In order to keep the impedance above the required level of 1000 ohms (for transformer-coupled stubs), the length of any cable between the 1553 RT and the system connector should be minimized.

"SIMULATED BUS" (LAB BENCH) INTERCONNECTIONS

For purposes of software development and system integration, it is generally not necessary to integrate the required couplers, terminators, etc., that comprise a complete MIL-STD-1553B bus. In most instances, a simplified electrical configuration will suffice. The three connection methods illustrated in FIGURE 16 allow the SSRT to be interfaced over a "simulated bus" to simulation and test equipment. It is important to note that the termination resistors indicated are necessary in order to ensure reliable communications between the SSRT and the simulation/test equipment.




FIGURE 16. "SIMULATED BUS" (LAB BENCH) INTERCONNECTIONS

SIMPLE SYSTEM INTERFACE

FIGURE 17 illustrates the capability of the SSRT to interface to a system with no host processor in burst mode. In this example, only one set of external latches is needed to buffer the data words written by the SSRT to the external system. In burst mode, all received data words are stored in the internal FIFO until the last word is received. At this point, the SSRT will transfer the entire contents of the FIFO to the system if the message is vali-

dated. In this case, \overline{GBR} will be driven low for two clock cycles following the burst transfer cycle.

If the received message is not valid, the FIFO data will not be transferred to the external system and \overline{GBR} will remain high.




FIGURE 17. SSRT-TO-SIMPLE SYSTEM INTERFACE (Shown for BURST MODE)

BIT WORD

The BU-61703/5 provides an internally formulated Built-In-Test word (BIT word). This word is transmitted to the BC in response to a Transmit BIT Word Mode Code Command. The BIT word bit functions and descriptions are provided in TABLE 5.

TABLE 5. INTERNAL BUILT-IN-TEST (BIT) WORD DEFINITION		
BIT	FUNCTION	DESCRIPTION
15 (MSB)	TRANSMITTER TIMEOUT	Set if the SSRT's failsafe timer detected a fault condition. The transmitter timeout circuit will automatically shut down the CH. A or CH. B transmitter if it transmits for longer than 660.5 μ s.
14 13	CH. B LOOP TEST FAILURE CH. A LOOP TEST FAILURE	A loopback test is performed on the transmitted portion of every non-broadcast message. A validity check is performed on the received version of every word transmitted by the SSRT. In addition, a bit-by-bit comparison is performed on the last word transmitted by the RT for each message. If either the received version of the last word does not match the transmitted version and/or the received version of any transmitted word is determined to be invalid (sync, encoding, bit count, parity), or a failsafe timeout occurs on the respective channel, the LOOP TEST FAILURE bit for the respective bus channel will be set.
12	HANDSHAKE FAILURE	If this bit is set, it indicates that the subsystem had failed to respond with the DMA handshake input \overline{DTGRT} asserted within 10 μ s after the SSRT has asserted \overline{DTREQ} .
11 10	TRANSMITTER SHUTDOWN B TRANSMITTER SHUTDOWN A	If either of these bits are logic "1", this indicates that the respective 1553 transmitter has been shut down by means of a Transmitter shutdown mode command.
9	TERMINAL FLAG INHIBITED	Set to logic "1" if the SSRT's Terminal flag RT status bit has been disabled by an Inhibit terminal flag mode code command. Will revert to logic "0" if an Override inhibit terminal flag mode code command is received.
8	BIT TEST FAIL	Set to logic "1" to denote that the SSRT has failed its off-line protocol self-test. This bit will be logic "0" if the self-test passed or had not been performed.
7	HIGH WORD COUNT	Set to logic "1" if the previous message had a high word count error.
6	LOW WORD COUNT	Set to logic "1" if the previous message had a low word count error.
5	INCORRECT SYNC TYPE RECEIVED	If set, indicates that the SSRT detected a Command sync in a received Data Word.
4	INVALID WORD MANCHESTER/PARITY ERROR RECEIVED	Indicates that the SSRT received one or more words containing one or more of the following error types: sync field error, Manchester encoding error, parity error, and/or bit count error.
3	RT-RT TRANSFER RESPONSE ERROR (no gap, data, sync, address mismatch)	This bit is set if the SSRT is the receiving RT for an RT-to-RT transfer and one or more of the following errors occurs: (1) If the transmitting RT responds with a response time of less than 4 μ s, per MIL-STD-1553B (mid-parity bit to mid-sync); i.e., less than 2 μ s dead time; and/or (2) There is an incorrect sync type or format error (encoding, bit count, and/or parity error) in the transmitting RT Status Word; and/or (3) The RT address field of the transmitting RT Status Word does not match the RT address in the transmit Command Word.
2	RT-RT TRANSFER NO RESPONSE TIMEOUT	If set, indicates that, for the previous message, the SSRT was the receiving RT for an RT-to-RT transfer and that the transmitting RT either did not respond or responded later than the SSRT RT-to-RT timeout time. The SSRT's RT-to-RT response timeout time is defined as the time from the mid-bit crossing of the parity bit of the transmit Command Word to the mid-sync crossing of the transmitting RT status word. The value of the SSRT's RT-to-RT response timeout time is in the range from 17.5 to 19.5 μ s.
1	RT-RT TRANSFER - T/R ERROR ON SECOND COMMAND OR INVALID ADDRESS	If the SSRT is the receiving RT for an RT-to-RT transfer, if this bit is set, it indicates one or more of the following error conditions in the transmit Command Word: (1) T/R bit = logic "0"; (2) subaddress = 00000 or 11111; (3) same RT Address field as the receive Command Word.
0 (LSB)	COMMAND WORD CONTENTS ERROR	Indicates that a received command word is not defined in accordance with MIL-STD-1553B. This includes the following undefined Command Words: (1) The Command Word is a non-mode code, broadcast, transmit command; (2) a message with a T/R bit of "0", a subaddress/mode field of 00000 or 11111, and a mode code field with a value between 00000 and 01111; (3) a mode code command that is not permitted to be broadcast (e.g., Transmit Status) is sent to the broadcast address 11111.

Note:

Bits 15 through 9 are cleared only following a RESET input or receipt of a Reset Remote Terminal mode command. Bits 8 through 0 are updated as a result of every message processed.

MODE CODES

The BU-61703/5 fully implements all 13 of the dual redundant MIL-STD-1553B mode codes. Four mode codes, Transmit vector word, Synchronize (with data), Selected transmitter shutdown, and Override transmitter shutdown, involve data transfers with the subsystem. For the Transmit last command mode command, the data word transmitted is from the SSRT's last command internal register. For the Transmit BIT word mode command, the SSRT's internally formulated BIT Word is transmitted. TABLE 6 provides a summary of the 1553B mode codes supported by the BU-61703/5.

SUMMARY OF RESPONSES TO MODE CODE MESSAGES

The SSRT's responses to mode codes, including responses to various error conditions, are summarized in TABLE 6.

TABLE 6. MODE CODE SUMMARY

T/R BIT	MODE CODE	FUNCTION	DATA WORD	BROADCAST ALLOWED
0	00000-01111	Undefined	No	No
1	00000	Dynamic Bus Control	No	No
1	00001	Synchronize	No	Yes
1	00010	Transmit Status Word	No	No
1	00011	Initiate Self Test	No	Yes
1	00100	Transmitter Shutdown	No	Yes
1	00101	Override Transmitter Shutdown	No	Yes
1	00110	Inhibit Terminal Flag	No	Yes
1	00111	Override Inhibit Terminal Flag	No	Yes
1	01000	Reset Remote Terminal	No	Yes
1	01001-01111	RESERVED	No	TBD
1	10000	Transmit Vector Word	From Subsystem	No
0	10001	Synchronize with Data	To Subsystem	Yes
1	10010	Transmit Last Command	From Internal Register	No
1	10011	Transmit BIT Word	From Internal Register	No
0	10100	Selected Transmitter Shutdown (see Note)	To Subsystem	Yes
0	10101	Override Selected Transmitter Shutdown (see Note)	To Subsystem	Yes
1	10110-11111	RESERVED	From Subsystem	TBD
0	10110-11111	RESERVED	To Subsystem	TBD

Note:

For the Selected transmitter shutdown and Override transmitter shutdown mode commands, the SSRT responds with Clear Status but no action is taken.

DETAILED MODE CODES FUNCTIONAL DESCRIPTION

The applicable Mode Codes for the SSRT are described below:

DYNAMIC BUS CONTROL ($T/\bar{R} = 1$; 00000)

MESSAGE SEQUENCE = DBC + STATUS

The SSRT responds with Status showing non-acceptance of the mode code command.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message error bit (Status Word), High Word Count (BIT Word).
3. **T/\bar{R} bit Set to Zero.** No Status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/\bar{R} bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Command Word Contents Error (BIT Word).
5. **Broadcast Address.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Command Word Contents Error (BIT Word).

SYNCHRONIZE WITHOUT DATA WORD ($T/\bar{R} = 1$; 00001)

MESSAGE SEQUENCE = SYNC + STATUS

The SSRT responds with Status.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **T/\bar{R} bit Set to Zero.** No Status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/\bar{R} bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Command Word Contents Error (BIT Word).

TRANSMIT STATUS WORD ($T/\bar{R} = 1$; 00010)

MESSAGE SEQUENCE = TRANSMIT STATUS + STATUS

The Status register is **not** updated before it is transmitted and contains the resulting status from the previous command (assuming that it was not a Transmit status or Transmit last command mode command).

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word)
3. **T/\bar{R} bit Set to Zero.** No Status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/\bar{R} bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Command Word Contents Error (BIT Word).
5. **Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), Command Contents Error (BIT Word).

INITIATE SELF-TEST ($T/\bar{R} = 1$; 00011)

MESSAGE SEQUENCE = SELF TEST + STATUS

If the command was non-broadcast, the SSRT responds with Status. If the command was either non-broadcast or broadcast, the SSRT will go offline and perform its internal off-line protocol self-test. The self-test exercises the SSRT's encoder and decoders, registers, transmitter watchdog timer, and protocol logic. This test is completed in approximately 32,000 clock cycles. That is, about 1.6 ms with a 20 MHz clock, 2.0 ms at 16 MHz, 2.7 ms at 12 MHz, and 3.2 ms at 10 MHz.

While the SSRT is performing its off-line self-test, it will ignore (and therefore not respond to) all messages received from the 1553 bus. The bus controller may determine the result of the self-test by means of a Transmit BIT word mode command. If the self-test passes, bit 8 of the SSRT's BIT word (BIT Test Fail) will be logic "0"; if the self-test fails, this bit will be logic "1". In addition, if self-test fails, the terminal flag status word bit will be set to logic "1" in response to the next non-broadcast message.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **T/\bar{R} bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/\bar{R} bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).
5. **Loopback Test Failure.** Set Terminal Flag bit in internal Status register (Status Word for next non-broadcast command), Current Channel (A or B) Loop Test Failure and CH A/B Loop Test Failure (BIT Word), assert RTFAIL output.

TRANSMITTER SHUTDOWN ($\overline{T/R} = 1$; 00100)**MESSAGE SEQUENCE = SHUTDOWN + STATUS**

This command is only used with dual redundant bus systems. The SSRT responds with Status. Following the Status transmission, the SSRT inhibits any further transmission from the alternate redundant channel. Once shutdown, the transmitter can only be reactivated by an Override Transmitter Shutdown or Reset RT mode command, or Hardware Reset (MSTRCLR input). Note that the receivers on both channels are always active, even when the transmitters are inhibited.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **$\overline{T/R}$ bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero $\overline{T/R}$ bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

VERRIDE TRANSMITTER SHUTDOWN ($\overline{T/R} = 1$; 00101)**MESSAGE SEQUENCE = OVERRIDE SHUTDOWN + STATUS**

This command is only used with dual redundant bus systems. The SSRT responds with Status. At the end of the Status transmission, the SSRT reactivates the transmitter of the alternate redundant bus. If the command was broadcast, the Broadcast Command Received Status Word bit is set and status transmission is suppressed.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **$\overline{T/R}$ bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero $\overline{T/R}$ bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

INHIBIT TERMINAL FLAG BIT ($\overline{T/R} = 1$; 00110)**MESSAGE SEQUENCE = INHIBIT TERMINAL FLAG + STATUS**

The SSRT responds with Status and inhibits further setting of the Terminal Flag bit in its internal Status Word register. Once the Terminal Flag has been inhibited, it can only be reactivated by an Override Inhibit Terminal Flag or Reset RT mode code commands, or by Reset. If the command was broadcast, the Broadcast Received bit is set, the state of the Terminal Flag bit in the internal Status Word register remains unchanged and Status transmission is suppressed.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **$\overline{T/R}$ bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero $\overline{T/R}$ bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

VERRIDE INHIBIT TERMINAL FLAG BIT ($\overline{T/R} = 1$; 00111)**MESSAGE SEQUENCE = OVERRIDE INHIBIT TERMINAL FLAG + STATUS**

The SSRT responds with Status and re-enables the Terminal Flag bit in its internal Status register. If the command was a broadcast, the Broadcast Command Received bit is set and status transmission is suppressed.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **$\overline{T/R}$ bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero $\overline{T/R}$ bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

RESET REMOTE TERMINAL ($\overline{T/R} = 1$; 01000)**MESSAGE SEQUENCE = RESET REMOTE TERMINAL + STATUS**

The SSRT responds with Status and internally resets. The Message Error and Broadcast Command Received bits of the internal Status register are reset to 0. The internal BIT Word Register is reset to 0. If either of the 1553 transmitters has been shut down, the shutdown condition is overridden. If the Terminal Flag bit has been inhibited, the inhibit is overridden.

If the command is received as a broadcast, the Broadcast Command Received bit is set and the Status Word is suppressed. Also, if the command is received as a broadcast and the Terminal Flag bit had been set as a result of the Loopback test of the previous message, the Terminal Flag bit is not reset to zero.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **T/R bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/R bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

RESERVED MODE CODES ($\overline{T/R} = 1$; 01001 - 01111)**MESSAGE SEQUENCE = RESERVED MODE COMMAND + STATUS**

The SSRT responds with status. If the command has been illegalized by means of the illegalization table, the Message Error Status Word bit will be set.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **T/R bit Set to Zero.** No status response. Set Message Error bit (Status Word), Command Word Contents Error (BIT Word).
4. **Zero T/R bit and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status word), Command Word Contents Error (BIT Word).

TRANSMIT VECTOR WORD ($\overline{T/R} = 1$; 10000)**MESSAGE SEQUENCE = TRANSMIT VECTOR WORD + STATUS VECTOR WORD**

The SSRT transmits a Status Word followed by a vector word. The vector word is read from the external subsystem.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **T/R bit Set to Zero.** No Status response. Set Message Error bit (Status Word), and Low Word Count (BIT Word).
4. **T/R bit Set to Zero plus one Data Word.** The SSRT will respond with Status
5. **Zero T/R bit and Broadcast Address, no Data Word.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), and Low Word Count (BIT word).
6. **Zero T/R bit and Broadcast Address, plus one Data Word.** No Status response. Set Broadcast Command Received bits (Status Word)
7. **Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), Command Word Contents Error (BIT word).

SYNCHRONIZE WITH DATA WORD ($\overline{T/R} = 0$; 10001)**MESSAGE SEQUENCE = SYNCHRONIZE COMMAND/DATA WORD + STATUS**

The SSRT will write the received 16 bit data word to the external subsystem.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Correct Command Not Followed by Data Word.** No Status response. Set Message Error bit (Status Word), Low Word Count (BIT Word)
3. **Command Followed by too many Data Words.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT word).
4. **Command T/R bit set to One followed by Data Word.** No Status response. Set Message Error bit (Status Word), and High Word Count (BIT Word).
5. **Command T/R bit set to One not followed by Data Word.** The SSRT replies with Status plus one Data Word. The Data Word is read from the subsystem (or single-word data block for subaddress 0000 or 1111).
6. **Command T/R bit Set to One and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word); Set Command Word Contents Error (BIT word).

TRANSMIT LAST COMMAND ($\overline{T/R} = 1$; 10010)**MESSAGE SEQUENCE = TRANSMIT LAST COMMAND + STATUS/LAST COMMAND**

The Status register is not updated before transmission. It contains the Status from the previous command. The Data Word transmitted contains the previous valid command (providing it was not another TRANSMIT LAST COMMAND or TRANSMIT STATUS WORD mode command).

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count Error (Bit Word).
3. **$\overline{T/R}$ bit Set to Zero, no Data Word.** No Status response. Set Message Error bit (Status Word), Low Word Count (BIT Word).
4. **$\overline{T/R}$ bit Set to Zero, plus one Data Word.** The SSRT will respond with Status. The Data Word is transferred to the internal register.
5. **Zero $\overline{T/R}$ bit and Broadcast Address, no Data Word.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Low Word Count Error (BIT Word).
6. **Zero $\overline{T/R}$ bit and Broadcast Address, one Data Word.** No Status response. Set Broadcast Received Bit (status word). The Data Word is transferred to the internal register.
7. **Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), Command Word Contents Error (BIT Word).

TRANSMIT BIT WORD ($\overline{T/R} = 1$; 10011)**MESSAGE SEQUENCE = TRANSMIT BIT WORD + STATUS/BIT WORD**

The SSRT responds with Status followed by the Built-In-Test (BIT) word.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count Error (Bit Word).
3. **$\overline{T/R}$ bit Set to Zero, no Data Word.** No Status response. Set Message Error bit (Status Word), Low Word Count (BIT Word).
4. **$\overline{T/R}$ bit Set to Zero, plus one Data Word.** The SSRT will respond with Status. The Data Word is transferred to internal registers.
5. **Zero $\overline{T/R}$ bit and Broadcast Address, no Data Word.** No Status response. Set Message Error and Broadcast Received bits (Status Word), Low Word Count Error (BIT Word).
6. **Zero $\overline{T/R}$ bit and Broadcast Address, one Data Word.** No Status response. Set Broadcast Received Bit (status word). The Data Word is transferred to internal registers.
7. **Broadcast Address.** No Status response. Set Message Error and Broadcast Command received bits (Status Word), Command Word contents Error (BIT Word).

SELECTED TRANSMITTER SHUTDOWN ($\overline{T/R} = 0$; 10100)**MESSAGE SEQUENCE = TRANSMITTER SHUTDOWN/DATA + STATUS**

The Data Word received is transferred to the subsystem and Status is transmitted. No other action is taken by the SSRT. No transmitters are shut down as a result of this mode command. This command is intended for use with RTs with more than one dual redundant channel. If the command was a broadcast, the Broadcast Command Received bit is set and Status transmission is suppressed.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Not Followed by Data Word.** No Status response. Set Message Error bit (Status Word), and Low Word Count Bit (BIT Word). No status response. Bits Set: message error (SW), High Word Count, Illegal Mode Code (BIT Word)
3. **Command Followed by too many Data Words.** No Status response. Set Message Error bit (Status Word), and High Word Count Bit (BIT Word).
4. **Command $\overline{T/R}$ bit Set to One followed by one Data Word.** No Status response. Set Message Error bit (Status Word), and High Word Count (BIT Word).
5. **Command $\overline{T/R}$ bit Set to One not followed by Data Word.** The SSRT replies with Status plus one Data Word. The Data Word is read from the subsystem.
6. **Command $\overline{T/R}$ bit Set to One and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), and Command Contents Error (BIT Word).

**OVERRIDE SELECTED TRANSMITTER SHUTDOWN ($\overline{T/R} = 0$; 10101)
MESSAGE SEQUENCE = TRANSMITTER SHUTDOWN/DATA + STATUS**

The Data Word received is transferred to the subsystem. No transmitters that have been previously shut down are reactivated as a result of this command. No other action is taken by the SSRT. This command is intended for use with RTs with more than one dual redundant channel. If the command was a broadcast, the Broadcast Command Received bit is set and Status transmission is suppressed.

ERROR CONDITIONS

1. **Invalid Command.** No response, command ignored.
2. **Command Not Followed by Data Word.** No Status response. Set Message Error bit (Status Word), and Low Word Count (BIT Word).
3. **Command Followed by too many Data Words.** No Status response. Set Message Error bit (Status Word), and High Word Count bit (BIT Word).
4. **Command $\overline{T/R}$ bit Set to One followed by Data Word.** No Status response. Set Message Error bit (Status Word), and High Word Count (BIT Word).
5. **Command $\overline{T/R}$ bit Set to One not followed by Data Word.** The SSRT replies with Status plus one Data Word. The Data Word is read from the subsystem.
6. **Command $\overline{T/R}$ bit Set to One and Broadcast Address.** No Status response. Set Message Error and Broadcast Command Received bits (Status Word), and Command Contents Error (BIT Word).

RESERVED MODE CODES ($\overline{T/R} = 1$; 11111)

**MESSAGE SEQUENCE (when $\overline{T/R} = 1$) = RESERVED MODE CODE STATUS/DATA
(when $\overline{T/R} = 0$) = RESERVED MODE CODE DATA + STATUS**

For a RESERVED receive Command, the SSRT stores the Data Word to the subsystem. If the command was a broadcast, the Broadcast Command Received bit is set and Status transmission is suppressed. For a RESERVED transmit Command Word, the SSRT responds with Status plus a single Data Word. The Data Word is read from the subsystem.

ERROR CONDITIONS ($\overline{T/R} = 1$)

1. **Invalid Command.** No response, command ignored.
2. **Command Followed by Data Word.** No Status response. Set Message Error bit (Status Word), High Word Count (BIT Word).
3. **Broadcast Command.** No Status response. Set Message Error bit (status word), and Command Word Contents Error (BIT Word).

ERROR CONDITIONS ($\overline{T/R} = 0$)

1. **Invalid Command.** No response, command ignored.
2. **Command not followed by Contiguous Data Word.** No Status response. Set Message Error bit (Status Word), and Low Word Count (BIT Word).
3. **Command followed by too many Data Words.** No Status response. Set Message Error bit (Status Word), and High Word Count (BIT word).

SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS

TABLE 7. POWER AND GROUND

SIGNAL NAME	PIN	DESCRIPTION
+5V Vcc CH A	72	Channel A transceiver power.
+5V Vcc CH B	20	Channel B transceiver power.
+5V / +3.3V Logic	37	Logic power. For BU-61703 this pin must be connected to +3.3V . For BU-61705 this pin must be connected to +5V .
GROUND	17	Ground.
	18	
	19	
	26	
	65	
	67	
	71	

TABLE 8. MIL-STD-1553 ISOLATION TRANSFORMER INTERFACE

SIGNAL NAME	PIN	DESCRIPTION
T \overline{X} /RX-A (I/O)	5	Analog transmit/receive signals. Connect directly to 1553 isolation transformers.
T \overline{X} /RX-A (I/O)	7	
T \overline{X} /RX-B (I/O)	13	
T \overline{X} /RX-B (I/O)	16	

TABLE 9. DATA BUS (16)

SIGNAL NAME	PIN	DESCRIPTION
D15 (I/O) (MSB)	53	Bi-directional data bus. When the SSRT is writing data to the external system, these signals are active outputs. At all other times, these signals are high impedance inputs.
D14 (I/O)	50	
D13 (I/O)	48	
D12 (I/O)	49	
D11 (I/O)	52	
D10 (I/O)	54	
D9 (I/O)	51	
D8 (I/O)	46	
D7 (I/O)	47	
D6 (I/O)	36	
D5 (I/O)	45	
D4 (I/O)	39	
D3 (I/O)	44	
D2 (I/O)	43	
D1 (I/O)	38	
D0 (I/O) (LSB)	42	

TABLE 10. COMMAND / ADDRESS BUS

SIGNAL	PIN	DESCRIPTION
L_BRO (O)	3	Latched Broadcast. This two-state output signal is latched following receipt of a new command word. For a broadcast command, this signal outputs a value of logic "1". For a non-broadcast message, this signal will output logic "0".
T / \bar{R}	4	Transmit/Receive. This two-state output signal is latched following receipt of a new command word. For a transmit message, this signal will output a value of logic "1". For a receive message, this signal will output logic "0".
SA4 (O)	69	Subaddress. These five two-state output signals are latched following receipt of a new command word. They provide the subaddress field of the received command word.
SA3 (O)	6	
SA2 (O)	11	
SA1 (O)	22	
SA0 (O)	68	
WC / MC / CWC4 (O) (MSB)	9	Word Count/Mode Code/Current Word Count. Following receipt of a new command word, these five two-state output signals provide the contents of the command word's Word Count/Mode Code field. For a non-mode code receive message, the contents of WC/CWC are updated and incremented to reflect the value of the current data word being transferred to the system (in non-burst mode), or to the internal FIFO (in burst mode). CWC increments from 0 to the value of the Word Count field - 1 during the message. At the end of a non-mode code receive message in burst mode, the contents of CWC will then increment from 0 to the value of the word count field - 1, as each word is transferred from the internal FIFO to the external system over D15-D0. In burst mode, it takes three clock cycles to transfer each word to the external system. For a non-mode code transmit command, the value of CWC starts from 0 and increments to the value of Word Count - 1, as each word is read from the external system and transferred to the SSRT. For a mode code command, the WC/CWC outputs the command word mode code field, which remains latched through the end of the message (until receipt of a subsequent command word).
WC / MC / CWC3 (O)	10	
WC / MC / CWC2 (O)	12	
WC / MC / CWC1 (O)	27	
WC / MC / CWC0 (O) (LSB)	15	

TABLE 11. DMA HANDSHAKE AND TRANSFER CONTROL SIGNALS

SIGNAL	PIN	DESCRIPTION
$\overline{\text{DTREQ}}$ (O)	24	Data Transfer Request. Active low level output signal used to request use of the external system data bus (D15-D0).
$\overline{\text{DTGRT}}$ (I)	64	Data Transfer Grant. Input from the external subsystem that must be asserted low in response to the SSRT asserting $\overline{\text{DTREQ}}$ low in order to enable the SSRT to read data from or write data to the external subsystem. The maximum allowable time from $\overline{\text{DTREQ}}$ to $\overline{\text{DTGRT}}$ is 10 μs . If the SSRT's DMA handshake isn't required, $\overline{\text{DTGRT}}$ may be hardwired to logic "0".
$\overline{\text{DTACK}}$ (O)	29	Data Transfer Acknowledge. Active low output signal used to indicate the SSRT's acceptance of the system data bus (D15-D0), in response to a data transfer grant ($\overline{\text{DTGRT}}$). The SSRT's data transfers over D15-D0 will be framed by the time that $\overline{\text{DTACK}}$ is asserted low. If $\overline{\text{AUTO_CFG}}$ is strapped to logic "0", there will be a $\overline{\text{DTREQ}}/\overline{\text{DTGRT}}$ handshake cycle after the rising edge of $\overline{\text{MSTCLR}}$, following power turn-on. After $\overline{\text{DTGRT}}$ is sampled low, $\overline{\text{DTACK}}$ and $\overline{\text{RTACTIVE}}$ will then be asserted low to enable configuration data to be read from an external tri-state buffer. For transmit messages, or receive messages in non-burst mode, or for receive messages to subaddress 30 assuming that Subaddress 30 Autowrap is disabled, $\overline{\text{DTACK}}$ will be asserted low to indicate the transfer of individual words between the external system and the SSRT. For receive messages in burst mode assuming a valid received message, $\overline{\text{DTACK}}$ will be asserted low after the $\overline{\text{DTREQ}}$ -to- $\overline{\text{DTGRT}}$ handshake following the receipt of the last received data word. It will remain low for the duration of the DMA burst write transfer from the SSRT to the external system. The total time for a burst write transfer is three clock cycles times the number of data words.
$\overline{\text{HS_FAIL}}$ (O)	57	Handshake Fail. If this signal is asserted low, this indicates a handshake timeout condition. That is, the system did not respond with a $\overline{\text{DTGRT}}$ in time, following the SSRT's assertion of $\overline{\text{DTREQ}}$.
$\overline{\text{MEMOE}}$ (O)	14	Memory Output Enable. $\overline{\text{MEMOE}}$ two-state output signal is used to enable data inputs from the external system to be enabled on to D15-D0. $\overline{\text{MEMOE}}$ pulses low for three clock cycles for each data word read from the external system. The SSRT latches the data one clock cycle prior to the rising edge of $\overline{\text{MEMOE}}$.
$\overline{\text{MEMWR}}$ (O)	23	Memory Write. Active low two-state output signal (one clock cycle wide) asserted low during SSRT write cycles. Used to transfer data from the SSRT to the external system. The external system may latch data on either the falling or rising edge of $\overline{\text{MEMWR}}$.

TABLE 12. RT ADDRESS

SIGNAL	PIN	DESCRIPTION
RTAD4 (I) (MSB)	35	RT Address inputs.
RTAD3 (I)	34	
RTAD2 (I)	21	
RTAD1 (I)	41	
RTAD0 (I) (LSB)	33	
RTADP (I)	40	Remote Terminal Address Parity. This input signal must provide an odd parity sum with RTAD4-RTAD0 in order for the RT to respond to non-broadcast commands. That is, there must be an odd number of logic "1"s from among RTAD4-RTAD0 and RTADP.
RT_AD_LAT (I)	31	RT Address Latch. If RT_AD_LAT is connected to logic "0", then the SSRT is configured to accept a hardwired RT address from RTAD4-RTAD and RTADP. If RT_AD_LAT is initially logic "0", and then transitions to logic "1", the values presented on RTAD4-RTAD0 and RTADP will be latched internally by the SSRT on the rising edge of RT_AD_LAT.
$\overline{\text{RT_AD_ERR}}$ (O)	1	Remote Terminal Address Error. Output Signal that reflects the parity combination of the RTAD[4:0] inputs and RTADP input. A high level indicates odd (correct) parity. A low level indicates even (incorrect) parity. Note , if $\overline{\text{RT_AD_ERR}}$ is low, then the SSRT will not recognize any valid Command Word received to its own RT address.

TABLE 13. RT STATUS WORD INPUTS

SIGNAL	PIN	DESCRIPTION
$\overline{\text{ILLEGAL}}$ (I)	62	Illegal. Input to the SSRT that is sampled after the Command Word transfer. A logic "0" will cause the Message Error bit in the status response to be set (logic "1"), while a logic "1" on this input will have no effect on the Message Error bit.
$\overline{\text{SRV_RQST}}$ (I)	61	Service Request. When this input is logic "0", the Service request bit in the SSRT's status word will be logic "1". When this input is logic "1", the Service request bit in the SSRT's status word will be logic "0".
$\overline{\text{SSFLAG}}$ (I)	32	Subsystem Flag. If this input is asserted low, the Subsystem Flag bit will be set in the SSRT's Status Word.
$\overline{\text{BUSY}}$ (I)	55	Busy. If this input is asserted low, the Busy bit will be set to logic "1" in the SSRT's Status Word. If the Busy bit in the status word is logic "1", the SSRT will not transmit any data words, except for a Transmit last command or Transmit BIT word mode command. For a receive command, if the SSRT is Busy, it will still transfer data words to the external system (although these transfers may be blocked by means of external logic).

TABLE 14. RT ACTIVITY AND MESSAGE STATUS INDICATORS

SIGNAL	PIN	DESCRIPTION
RTACTIVE	56	RT Active. This signal will be low (logic "0") following power turn-on, and when the SSRT is reading its Auto-configure word or is performing its internal self-test. After the self-test passes, or if the Auto-configure option is not used, or if Auto-configure is used but bit 5 of the Auto-configure word is logic "1" (meaning for the RT to always go online), RTACTIVE will then transition to logic "1". When this occurs, the SSRT will begin processing messages over the 1553 bus. If Auto-configure is enabled, and bit 5 of the Auto-configure word is logic "0" and the self-test fails, then RTACTIVE will remain at logic "0". In this case, the SSRT will remain offline and not process any 1553 messages. A failed self test will cause RTFAIL_L to be asserted low (logic "0"). If the <u>auto-configure</u> option is used, the external system should enable the configuration bits on D5-D0 when RTACTIVE and DTACK are both outputting logic "0".
INCMD	25	In-command. This two-state output is asserted low whenever a message is being processed by the SSRT.
$\overline{\text{GBR}}$ (O)	60	Good Block Received. Low level two-state output pulse (2 clock cycles wide) that is used to indicate to the external system that a valid, legal, non-mode receive command with the correct number of valid data words has been received and transferred to the external system. For non-burst mode, this pulse will occur after the last data word is transferred. Assuming a $\overline{\text{DTREQ}}$ -to- $\overline{\text{DTGRT}}$ time of 0, this will be approximately 4 μs following the mid-parity bit crossing of the last received data word. For burst mode, the $\overline{\text{GBR}}$ pulse will begin synchronous with the rising edge of $\overline{\text{DTACK}}$ at the end of the burst write transfer.
$\overline{\text{MSG_ERR}}$ (O)	28	Message Error. Active low level two-state output signal used to flag to the external system that there was a message error on the 1553 bus communication (word, gap, or word count error) for a particular message. This output goes low upon <u>detecting</u> the error and is reset following the receipt of the next valid command word (to the RT) from the 1553 bus, or if $\overline{\text{MSTCLR}}$ is asserted low. If this output goes low, all further servicing of the current message is aborted.
$\overline{\text{RTFAIL}}$ (O)	58	Remote Terminal Fail. This two-state output signal will be asserted low following a failure of the built-in self-test performed following power turn-on or as the result of the receipt of an Initiate self-test mode command. The built-in off-line self-test includes tests of the Manchester encoder and decoders, transmitter failsafe timer, and RT protocol logic. In addition, $\overline{\text{RTFAIL}}$ will be asserted low following a failure of the on-line loop test for any non-broadcast message. The on-line loop test verifies the validity of the received version of all transmitted words (sync, Manchester encoding, bit count, parity), and includes a bit-by-bit comparison and verification of the last transmitted word. If asserted to logic "0", $\overline{\text{RTFAIL}}$ will clear to logic "1" when the SSRT begins transmission of its status word in response to a subsequent valid non-broadcast message.

TABLE 15. CONTROL INPUTS

SIGNAL	PIN	DESCRIPTION
MSTCLR (I)	2	Master Clear. Negative <u>true Reset</u> input, asserted low following power turn-on. When coming out of a “reset” condition, note that the risetime of <u>MSTCLR</u> must be less than 10 μ s.
AUTO_CFG (I)	70	Auto-configure input. If connected to logic "1", then the auto-configure option is disabled, and the six configuration parameters revert to their default values as listed in TABLE 2. Note that the default condition for each configuration parameter is enabled (for the MIL-STD-1553A/B protocol selection, -1553B is the default). If <u>AUTO_CFG</u> is connected to logic "0", then the configuration parameters are transferred over D5-D0 during a DMA read data transfer, when RTACTIVE and DTACK are logic "0", following MSTCLR transitioning from logic "0" to logic "1". Each of the configuration parameters is enabled if the SSRT reads a value of logic "1" for the respective data bit.
BRO_ENA (I)	63	Broadcast Enable. If this input is logic "1", the SSRT will recognize RT address 31 as the broadcast address. If this input is logic "0", the SSRT will not recognize RT address 31 as the broadcast address; however, in this configuration, RT address 31 may be used as a standard RT address.
TX_INH (I)	59	Transmitter inhibit input for the MIL-STD-1553 transmitters. For normal operation, this input should be connected to logic "0". To force a shutdown of the Channel A and Channel B transmitters, a value of logic "1" should be applied to this input.

TABLE 16. CLOCK INPUT

SIGNAL	PIN	DESCRIPTION															
CLK_IN (I)	30	Clock Input. The clock frequency must be designated by means of the CLK_SEL_1 and CLK_SEL_0 inputs.															
CLK_SEL_1 (I)	66	These two inputs are used to designate the SSRT's clock frequency, as follows: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>CLK_SEL_1</th> <th>CLK_SEL_0</th> <th>Clock Frequency</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>10 MHz</td> </tr> <tr> <td>0</td> <td>1</td> <td>20 MHz</td> </tr> <tr> <td>1</td> <td>0</td> <td>12 MHz</td> </tr> <tr> <td>1</td> <td>1</td> <td>16 MHz</td> </tr> </tbody> </table>	CLK_SEL_1	CLK_SEL_0	Clock Frequency	0	0	10 MHz	0	1	20 MHz	1	0	12 MHz	1	1	16 MHz
CLK_SEL_1	CLK_SEL_0	Clock Frequency															
0	0	10 MHz															
0	1	20 MHz															
1	0	12 MHz															
1	1	16 MHz															
CLK_SEL_0 (I)	8																

TABLE 17. FACTORY TEST


SIGNAL	PIN	DESCRIPTION
XCVR_TP (ZAP VOLTA)	P1(*)	For factory test only. Do not connect for normal operation.
XCVR_TP (READOUTB)	P2(*)	
XCVR_TP (READOUTA)	P3(*)	
XCVR_TP (CLOCK)	P4(*)	
XCVR_TP (RESET*)	P5(*)	
XCVR_TP (ZAP VOLT B)	P6(*)	

(*) Note that the Test Output pins are pads located on the bottom of the package.

TABLE 18. "GULL WING" AND FLAT PACKAGE PIN FUNCTIONS


PIN	BU-61703 (3.3V) BU-61705 (5V)	PIN	BU-61703 (3.3V) BU-61705 (5V)	PIN	BU-61703 (3.3V) BU-61705 (5V)
1	$\overline{\text{RT_AD_ERR}}$	37	+5V/3.3V-LOGIC	P1 **	XCVR TP (ZAP VOLTA)
2	$\overline{\text{MSTCLR}}$	38	D1	P2 **	XCVR TP (READOUTB)
3	L_BRO	39	D4	P3 **	XCVR TP (READOUTA)
4	T/R	40	RTADP	P4 **	XCVR TP (CLOCK)
5	TX/RX_A	41	RTAD1	P5 **	XCVR TP (RESET_L)
6	SA3	42	D0	P6 **	XCVR TP (ZAP VOLT B)
7	$\overline{\text{TX/RX_A}}$	43	D2		
8	CLK_SEL_0	44	D3		
9	WC4	45	D5		
10	WC3	46	D8		
11	SA2	47	D7		
12	WC2	48	D13		
13	TX/RX_B	49	D12		
14	$\overline{\text{MEMOE}}$	50	D14		
15	WC0	51	D9		
16	$\overline{\text{TX/RX_B}}$	52	D11		
17	GROUND	53	D15		
18	GROUND	54	D10		
19	GROUND	55	$\overline{\text{BUSY}}$		
20	+5V Vcc-CH. B	56	RTACTIVE		
21	RTAD2	57	$\overline{\text{HS_FAIL}}$		
22	SA1	58	$\overline{\text{RT_FAIL}}$		
23	$\overline{\text{MEMWR}}$	59	TX_INH		
24	$\overline{\text{DTREQ}}$	60	$\overline{\text{GBR}}$		
25	$\overline{\text{INCMD}}$	61	$\overline{\text{SRV_RQST}}$		
26	GROUND	62	$\overline{\text{ILLEGAL}}$		
27	WC1	63	$\overline{\text{BRO_ENA}}$		
28	$\overline{\text{MSG_ERR}}$	64	$\overline{\text{DTGRT}}$		
29	$\overline{\text{DTACK}}$	65	GROUND		
30	CLOCK_IN	66	CLK_SEL_1		
31	RT_AD_LAT	67	GROUND		
32	$\overline{\text{SSFLAG}}$	68	SA0		
33	RTAD0	69	SA4		
34	RTAD3	70	$\overline{\text{AUTO_CFG}}$		
35	RTAD4	71	GROUND		
36	D6	72	+5V Vcc-CH. A		

** Note that the Test Output pins on the flat pack are pads which are located on the bottom of the package.




- Notes:
- 1) Dimensions are in inches (mm).
 - 2) Package Material: Alumina (AL₂O₃)
 - 3) Lead Material: Kovar, Plated by 50 μ in. minimum nickel under 60 μ in. minimum gold.
 - 4) There are 6 test pads located on the bottom of the package. These pads are recessed so as not to interfere when mounting the hybrid. There are no user connections to these pads.

FIGURE 18. FLAT PACKAGE MECHANICAL OUTLINE DRAWING




- Notes:
- 1) Dimensions are in inches (mm).
 - 2) Package Material: Alumina (AL₂O₃)
 - 3) Lead Material: Kovar, Plated by 50μ in. minimum nickel under 60μ in. minimum gold.
 - 4) There are 6 test pads located on the bottom of the package. These pads are recessed so as not to interfere when mounting the hybrid. There are no user connections to these pads.



BOTTOM VIEW



VIEW "B"



SIDE VIEW



VIEW "A"

FIGURE 19. "GULL WING" PACKAGE MECHANICAL OUTLINE DRAWING

ORDERING INFORMATION

BU-61705F3-120X

Supplemental Process Requirements:

S = Pre-Cap Source Inspection
L = 100% Pull Test
Q = Pull Test and Pre-Cap Source Inspection
K = One Lot Date Code
W = One Lot Date Code and Pre-Cap Source Inspection
Y = One Lot Date Code and 100% Pull Test
Z = One Lot Date Code, Pre-Cap Source Inspection and 100% Pull Test
Blank = None of the Above

Test Criteria:

0 = Standard Testing
1 = X-RAY
2 = MIL-STD-1760 Amplitude Compliant (Not available with Voltage/Transceiver Option 4)
3 = MIL-STD-1760 Amplitude Compliant and X-Ray (Not available with Voltage/Transceiver Option 4)

Process Requirements:

0 = Standard DDC practices, no Burn-In (See table on next page.)
1 = MIL-PRF-38534 Compliant (note 3)
2 = B (note 1)
3 = MIL-PRF-38534 Compliant (note 3) with PIND Testing
4 = MIL-PRF-38534 Compliant (note 3) with Solder Dip
5 = MIL-PRF-38534 Compliant (note 3) with PIND Testing and Solder Dip
6 = B (note 1) with PIND Testing
7 = B (note 1) with Solder Dip
8 = B (note 1) with PIND Testing and Solder Dip
9 = Standard DDC Processing with Solder Dip, no Burn-In

Temperature Range (note 2)/Data Requirements:

1 = -55°C to +125°C
2 = -40°C to +85°C
3 = 0°C to +70°C
4 = -55°C to +125°C with Variables Test Data
5 = -40°C to +85°C with Variables Test Data
6 = Custom Part (Reserved)
7 = Custom Part (Reserved)
8 = 0°C to +70°C with Variables Test Data

Voltage/Transceiver Option:

3 = +5 Volts rise/fall times = 100 to 300 ns (-1553B)
4 = +5 Volts rise/fall times = 200 to 300 ns (-1553B and McAir compatible) (Not available with Test Criteria Option "2" MIL-STD-1760 Amplitude Compliant)

Package Type:

F = Flat Pack
G = "Gull Wing" (Formed Lead)

Logic Voltage

3 = 3.3 Volt
5 = 5 Volt

Product Type:

BU-6170 = RT only with simple (non-processor) interface

1. Standard DDC Processing with burn-in and full temperature test—see TABLE on next page.

2. Temperature range refers to "Case Temperature".

3. MIL-PRF-38534 product grading is designated with the following dash numbers:

Class H is a -11X, 13X, 14X, 15X, 41X, 43X, 44X, 45X

Class G is a -21X, 23X, 24X, 25X, 51X, 53X, 54X, 55X

Class D is a -31X, 33X, 34X, 35X, 81X, 83X, 84X, 85X

4. The above products contain tin-lead solder finish as applicable to solder dip requirements.

STANDARD DDC PROCESSING FOR HYBRID AND MONOLITHIC HERMETIC PRODUCTS		
TEST	MIL-STD-883	
	METHOD(S)	CONDITION(S)
INSPECTION	2009, 2010, 2017, and 2032	—
SEAL	1014	A and C
TEMPERATURE CYCLE	1010	C
CONSTANT ACCELERATION	2001	3000g
BURN-IN	1015 (note 1), 1030 (note 2)	TABLE 1

Notes:

1. For Process Requirement "B*" (refer to ordering information), devices may be non-compliant with MIL-STD-883, Test Method 1015, Paragraph 3.2. Contact factory for details.
2. When applicable.

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.
Specifications are subject to change without notice.

Please visit our Web site at www.ddc-web.com for the latest information.



105 Wilbur Place, Bohemia, New York 11716-2426

For Technical Support - 1-800-DDC-5757 ext. 7771

Headquarters, N.Y., U.S.A. -Tel: (631) 567-5600, Fax: (631) 567-7358

United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264

France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0)1-41-16-3425

Germany - Tel: +49-(0)89-15 00 12-11, Fax: +49-(0)89-15 00 12-22

Japan - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - <http://www.ddc-web.com>

